SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Chen, Mu-Chi, Kao, Yu-Hung, Huang, Po-Hsuan, Ho, Shao-Chun, Tsou, Hsiang-Yu, Wu, I-Ting, Huang, En-Ming, Hung, Yu-Kai, Hsin, Wei-Po, Liang, Cheng, Tu, Chia-Heng, Hung, Shih-Hao, Kung, H. T.
Format: Preprint
Published: 2026
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items