Imagen de Portada

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Kim, Seungmin, Kim, Mingun, Lee, Yuna, Kim, Yulhwa
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Emerging Technologies
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
por: Onizawa, Naoya, et al.
Publicado: (2026)

Fault-Free Analog Computing with Imperfect Hardware
por: Xu, Zhicheng, et al.
Publicado: (2025)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
por: Falcone, Donato Francesco, et al.
Publicado: (2025)

Function Approximation Using Analog Building Blocks in Flexible Electronics
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2025)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
por: Razmkhah, Sasan, et al.
Publicado: (2024)

Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels
por: Alo, Oluwaseun Adewunmi, et al.
Publicado: (2024)

OpenCXD: An Open Real-Device-Guided Hybrid Evaluation Framework for CXL-SSDs
por: Chung, Hyunsun, et al.
Publicado: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)

A Blueprint for Precise and Fault-Tolerant Analog Neural Networks
por: Demirkiran, Cansu, et al.
Publicado: (2023)

Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
por: Knapen, Alexander, et al.
Publicado: (2025)

RACE-IT: A Reconfigurable Analog Computing Engine for In-Memory Transformer Acceleration
por: Zhao, Lei, et al.
Publicado: (2023)

Rapid yet accurate Tile-circuit and device modeling for Analog In-Memory Computing
por: Luquin, J., et al.
Publicado: (2025)

RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing: A Review
por: Zuo, Pushen, et al.
Publicado: (2025)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
por: Victor, Jeffry, et al.
Publicado: (2024)

A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing
por: Ferro, Elena, et al.
Publicado: (2024)

HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
por: Vatsavai, Sairam Sri, et al.
Publicado: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
por: Chen, Lei, et al.
Publicado: (2024)

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology
por: Rizzo, Tommaso, et al.
Publicado: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
por: Wang, Xiaoke, et al.
Publicado: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
por: Aghaei, Mahdi, et al.
Publicado: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
por: Zhang, Xiameng, et al.
Publicado: (2026)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
por: Chen, Yibo, et al.
Publicado: (2025)

PRACtical: Subarray-Level Counter Update and Bank-Level Recovery Isolation for Efficient PRAC Rowhammer Mitigation
por: Nazaraliyev, Ravan, et al.
Publicado: (2025)

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
por: Pallavi, CH., et al.
Publicado: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
por: Xie, Yanyue, et al.
Publicado: (2024)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
por: Andrulis, Tanner, et al.
Publicado: (2024)

First Demonstration of Second-order Training of Deep Neural Networks with In-memory Analog Matrix Computing
por: Zhang, Saitao, et al.
Publicado: (2025)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)

Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning
por: Kumar, Pratik, et al.
Publicado: (2022)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
por: Maddala, Karthik, et al.
Publicado: (2024)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)

KALAM: toolKit for Automating high-Level synthesis of Analog computing systeMs
por: Nandi, Ankita, et al.
Publicado: (2024)

Robust Qubit Mapping Algorithm via Double-Source Optimal Routing on Large Quantum Circuits
por: Cheng, Chin-Yi, et al.
Publicado: (2022)

ABC-FHE : A Resource-Efficient Accelerator Enabling Bootstrappable Parameters for Client-Side Fully Homomorphic Encryption
por: Yune, Sungwoong, et al.
Publicado: (2025)

C3-VQA: Cryogenic Counter-based Co-processor for Variational Quantum Algorithms
por: Ueno, Yosuke, et al.
Publicado: (2024)

Stratum: System-Hardware Co-Design with Tiered Monolithic 3D-Stackable DRAM for Efficient MoE Serving
por: Pan, Yue, et al.
Publicado: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
por: Ho, Pin-Han, et al.
Publicado: (2026)

A wave-geometric duality for hyperdimensional computing
por: Poore, Tyler L.
Publicado: (2026)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
por: Dong, Ke, et al.
Publicado: (2026)