:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Nie, Jiayi, Wu, Haoran, Lai, Yao, Cao, Zeyu, Zhang, Cheng, Lou, Binglei, Wang, Erwei, Cheng, Jianyi, Jones, Timothy M., Mullins, Robert, Antonova, Rika, Zhao, Yiren
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Machine Learning Software Engineering
Acceso en línea:	https://arxiv.org/abs/2603.08721
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

MemExplorer: Navigating the Heterogeneous Memory Design Space for Agentic Inference NPUs
por: Wu, Haoran, et al.
Publicado: (2026)

NPU Design for Diffusion Language Model Inference
por: Lou, Binglei, et al.
Publicado: (2026)

Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
por: Wu, Haoran, et al.
Publicado: (2025)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
por: Zhang, Zixi, et al.
Publicado: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
por: Yu, Zhewen, et al.
Publicado: (2024)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
por: Zhang, Naifeng, et al.
Publicado: (2025)

A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats
por: Cheng, Jianyi, et al.
Publicado: (2023)

Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization
por: Lou, Binglei, et al.
Publicado: (2026)

SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks
por: Lou, Binglei, et al.
Publicado: (2025)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
por: Gowda, Bindu G, et al.
Publicado: (2025)

Refining Datapath for Microscaling ViTs
por: Xiao, Can, et al.
Publicado: (2025)

fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library
por: Lou, Binglei, et al.
Publicado: (2024)

KernelEvolve: Scaling Agentic Kernel Coding for Heterogeneous AI Accelerators at Meta
por: Liao, Gang, et al.
Publicado: (2025)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
por: Lou, Binglei, et al.
Publicado: (2024)

WaveTune: Wave-aware Bilinear Modeling for Efficient GPU Kernel Auto-tuning
por: Zhang, Kaixuan, et al.
Publicado: (2026)

Closing the Gap Between Float and Posit Hardware Efficiency
por: Jonnalagadda, Aditya Anirudh, et al.
Publicado: (2026)

RAG-Enhanced Kernel-Based Heuristic Synthesis (RKHS): A Structured Methodology Using Large Language Models for Hardware Design
por: Ahir, Shiva, et al.
Publicado: (2026)

LLM-Powered Code Analysis and Optimization for Gaussian Splatting Kernels
por: Hu, Yi, et al.
Publicado: (2025)

Accelerating Mini-batch HGNN Training by Reducing CUDA Kernels
por: Wu, Meng, et al.
Publicado: (2024)

Design and Optimization of Mixed-Kernel Mixed-Signal SVMs for Flexible Electronics
por: Afentaki, Florentia, et al.
Publicado: (2025)

ACS: Concurrent Kernel Execution on Irregular, Input-Dependent Computational Graphs
por: Durvasula, Sankeerth, et al.
Publicado: (2024)

Kernel Approximation using Analog In-Memory Computing
por: Büchel, Julian, et al.
Publicado: (2024)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
por: Patel, Vihaan, et al.
Publicado: (2026)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
por: Lu, Jinming, et al.
Publicado: (2025)

Efficient Kernel Mapping and Comprehensive System Evaluation of LLM Acceleration on a CGLA
por: Ando, Takuto, et al.
Publicado: (2025)

DRCY: Agentic Hardware Design Reviews
por: Dumont, Kyle, et al.
Publicado: (2026)

ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors
por: Wu, Haoran, et al.
Publicado: (2025)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
por: Lowe, Sean, et al.
Publicado: (2026)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
por: Lou, Binglei, et al.
Publicado: (2025)

Architect in the Loop Agentic Hardware Design and Verification
por: Mohammed, Mubarek
Publicado: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
por: Zhong, Yang, et al.
Publicado: (2025)

Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design
por: Fu, Yonggan, et al.
Publicado: (2023)

Squire: A General-Purpose Accelerator to Exploit Fine-Grain Parallelism on Dependency-Bound Kernels
por: Langarita, Rubén, et al.
Publicado: (2025)

A Joint Learning Approach to Hardware Caching and Prefetching
por: Yuan, Samuel, et al.
Publicado: (2025)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

An FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel Sizes
por: Wang, Miaoxin, et al.
Publicado: (2024)

vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs
por: Zheng, Size, et al.
Publicado: (2024)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
por: Pan, Tianwei, et al.
Publicado: (2025)

Benchmarking and Dissecting the Nvidia Hopper GPU Architecture
por: Luo, Weile, et al.
Publicado: (2024)