Cover Image

Measurement-Free Ancilla Recycling via Blind Reset: A Cross-Platform Study on Superconducting and Trapped-Ion Processors

Fuente: arXiv

Saved in:

Bibliographic Details
Main Author:	Lee, Sangkeum
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture Artificial Intelligence Quantum Physics
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

On Reducing the Execution Latency of Superconducting Quantum Processors via Quantum Job Scheduling
by: Wu, Wenjie, et al.
Published: (2024)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
by: Lou, Binglei, et al.
Published: (2025)

BOSS: Blocking algorithm for optimizing shuttling scheduling in Ion Trap
by: Wu, Xian, et al.
Published: (2024)

Architecting Scalable Trapped Ion Quantum Computers using Surface Codes
by: Jones, Scott, et al.
Published: (2025)

Adaptive Genetic Algorithms for Pulse-Level Quantum Error Mitigation
by: Aguilar-Calvo, William, et al.
Published: (2025)

IBM Quantum Computers: Evolution, Performance, and Future Directions
by: AbuGhanem, M.
Published: (2024)

Photonic Quantum Computers
by: AbuGhanem, M.
Published: (2024)

MUSS-TI: Multi-level Shuttle Scheduling for Large-Scale Entanglement Module Linked Trapped-Ion
by: Wu, Xian, et al.
Published: (2025)

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas
by: Wang, Hanrui, et al.
Published: (2023)

SoftmAP: Software-Hardware Co-design for Integer-Only Softmax on Associative Processors
by: Rakka, Mariam, et al.
Published: (2024)

Distributed Architecture for FPGA-based Superconducting Qubit Control
by: Fruitwala, Neelay, et al.
Published: (2024)

Efficient and Scalable Architectures for Multi-Level Superconducting Qubit Readout
by: Mude, Chaithanya Naik, et al.
Published: (2024)

Quantum Hardware Roofline: Evaluating the Impact of Gate Expressivity on Quantum Processor Design
by: Kalloor, Justin, et al.
Published: (2024)

Tackling Coherent Noise in Quantum Computing via Cross-Layer Compiler Optimization
by: Ren, Xiangyu, et al.
Published: (2024)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
by: Frank, Gwenevere, et al.
Published: (2026)

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
by: Mousavi, Soudabeh, et al.
Published: (2024)

A Scalable FPGA Architecture for Quantum Computing Simulation
by: Belfore II, Lee A.
Published: (2024)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
by: Yousefzadeh, Amirreza
Published: (2025)

Pragmatic Formal Verification Methodology for Clock Domain Crossing (CDC)
by: Kumar, Aman, et al.
Published: (2024)

MetaDSE: A Few-shot Meta-learning Framework for Cross-workload CPU Design Space Exploration
by: Xue, Runzhen, et al.
Published: (2025)

HH-PIM: Dynamic Optimization of Power and Performance with Heterogeneous-Hybrid PIM for Edge AI Devices
by: Jeon, Sangmin, et al.
Published: (2025)

A System Level Performance Evaluation for Superconducting Digital Systems
by: Kundu, Joyjit, et al.
Published: (2024)

A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
by: Liu, Junyi, et al.
Published: (2026)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
by: Jin, Jeongmin, et al.
Published: (2026)

A Security-Aware Nonlinearity Study of FPGA-Based Time-to-Digital Converters for Quantum Key Distribution Systems
by: Qin, Kun, et al.
Published: (2026)

RISC-Q: A Generator for Real-Time Quantum Control System-on-Chips Compatible with RISC-V
by: Liu, Junyi, et al.
Published: (2025)

Qplacer: Frequency-Aware Component Placement for Superconducting Quantum Computers
by: Zhang, Junyao, et al.
Published: (2024)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
by: Wang, Dengfeng, et al.
Published: (2023)

TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
by: Lee, Jonghun, et al.
Published: (2026)

LP5X-PIM Sim: A High-Fidelity HW/SW Integrated Simulator for LPDDR5X-PIM
by: Cha, SangHoon, et al.
Published: (2026)

SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
by: Lee, Minjae, et al.
Published: (2023)

Production-Grade Local LLM Inference on Apple Silicon: A Comparative Study of MLX, MLC-LLM, Ollama, llama.cpp, and PyTorch MPS
by: Rajesh, Varun, et al.
Published: (2025)

Multi-GPU-Enabled Hybrid Quantum-Classical Workflow in Quantum-HPC Middleware: Applications in Quantum Simulations
by: Chen, Kuan-Cheng, et al.
Published: (2024)

QuEst: Graph Transformer for Quantum Circuit Reliability Estimation
by: Wang, Hanrui, et al.
Published: (2022)

LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
by: Zhang, Tao, et al.
Published: (2026)

BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction
by: Ni, Liwei, et al.
Published: (2025)

SIP: Autotuning GPU Native Schedules via Stochastic Instruction Perturbation
by: He, Guoliang, et al.
Published: (2024)

ProactivePIM: Accelerating Weight-Sharing Embedding Layer with PIM for Scalable Recommendation System
by: Kim, Youngsuk, et al.
Published: (2024)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
by: Liao, Yuchao, et al.
Published: (2026)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
by: Fu, Lik Tung, et al.
Published: (2026)