An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
Fuente:
arXiv
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866908879035564032 |
|---|---|
| author | Chen, Qiyue Li, Yao Tao, Jie Chen, Song Li, Li Liu, Dong |
| author_facet | Chen, Qiyue Li, Yao Tao, Jie Chen, Song Li, Li Liu, Dong |
| contents | Recently, progress has been made on the Intra Pattern Copy (IPC) tool for JPEG XS, an image compression standard designed for low-latency and low-complexity coding. IPC performs wavelet-domain intra compensation predictions to reduce spatial redundancy in screen content. A key module of IPC is the displacement vector (DV) search, which aims to solve the optimal prediction reference offset. However, the DV search process is computationally intensive, posing challenges for practical hardware deployment. In this paper, we propose an efficient pipelined FPGA architecture design for the DV search module to promote the practical deployment of IPC. Optimized memory organization, which leverages the IPC computational characteristics and data inherent reuse patterns, is further introduced to enhance the performance. Experimental results show that our proposed architecture achieves a throughput of 38.3 Mpixels/s with a power consumption of 277 mW, demonstrating its feasibility for practical hardware implementation in IPC and other predictive coding tools, and providing a promising foundation for ASIC deployment. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2603_10671 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS Chen, Qiyue Li, Yao Tao, Jie Chen, Song Li, Li Liu, Dong Hardware Architecture Computer Vision and Pattern Recognition Image and Video Processing Recently, progress has been made on the Intra Pattern Copy (IPC) tool for JPEG XS, an image compression standard designed for low-latency and low-complexity coding. IPC performs wavelet-domain intra compensation predictions to reduce spatial redundancy in screen content. A key module of IPC is the displacement vector (DV) search, which aims to solve the optimal prediction reference offset. However, the DV search process is computationally intensive, posing challenges for practical hardware deployment. In this paper, we propose an efficient pipelined FPGA architecture design for the DV search module to promote the practical deployment of IPC. Optimized memory organization, which leverages the IPC computational characteristics and data inherent reuse patterns, is further introduced to enhance the performance. Experimental results show that our proposed architecture achieves a throughput of 38.3 Mpixels/s with a power consumption of 277 mW, demonstrating its feasibility for practical hardware implementation in IPC and other predictive coding tools, and providing a promising foundation for ASIC deployment. |
| title | An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS |
| topic | Hardware Architecture Computer Vision and Pattern Recognition Image and Video Processing |
| url | https://arxiv.org/abs/2603.10671 |