VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hu, Runbang, Fang, Bo, Li, Bingzhe, Ji, Yuede
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture Artificial Intelligence
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2603.11075