Copertina

VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Hu, Runbang, Fang, Bo, Li, Bingzhe, Ji, Yuede
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Declarative Synthesis and Multi-Objective Optimization of Stripboard Circuit Layouts Using Answer Set Programming
di: Li, Fang
Pubblicazione: (2025)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
di: Hemadri, Raghu Vamshi, et al.
Pubblicazione: (2025)

A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
di: Jamet, Alexandre Valentin, et al.
Pubblicazione: (2024)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2025)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
di: Ho, Chia-Tung, et al.
Pubblicazione: (2024)

SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
di: Hu, Ziteng, et al.
Pubblicazione: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
di: Xing, Changwen, et al.
Pubblicazione: (2025)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
di: Wang, Ning, et al.
Pubblicazione: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
di: Jhonsa, Jinesh, et al.
Pubblicazione: (2025)

BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge
di: Ji, Yuhao, et al.
Pubblicazione: (2024)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
di: Liu, Jiale, et al.
Pubblicazione: (2026)

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
di: Yu, Tao, et al.
Pubblicazione: (2024)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

Effective Design Verification -- Constrained Random with Python and Cocotb
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

Pragmatic Formal Verification Methodology for Clock Domain Crossing (CDC)
di: Kumar, Aman, et al.
Pubblicazione: (2024)

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
di: Meng, Chang-Chih, et al.
Pubblicazione: (2026)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
di: Kang, Minwoo, et al.
Pubblicazione: (2024)

STELLAR: Structure-guided LLM Assertion Retrieval and Generation for Formal Verification
di: Rajabi, Saeid, et al.
Pubblicazione: (2025)

AHASD: Asynchronous Heterogeneous Architecture for LLM Adaptive Drafting Speculative Decoding on Mobile Devices
di: Zirui, Ma, et al.
Pubblicazione: (2026)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
di: Gao, Ming, et al.
Pubblicazione: (2025)

Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?
di: Olmos, Bryan, et al.
Pubblicazione: (2024)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
di: Zhao, Yujie, et al.
Pubblicazione: (2025)

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)
di: Omidsajedi, Seyed Nima, et al.
Pubblicazione: (2024)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
di: Fu, Lik Tung, et al.
Pubblicazione: (2026)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
di: Kumari, Suruchi, et al.
Pubblicazione: (2025)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
di: Bai, Yunsheng, et al.
Pubblicazione: (2025)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2025)

Static IR Drop Prediction with Attention U-Net and Saliency-Based Explainability
di: Zhang, Lizi, et al.
Pubblicazione: (2024)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
di: Zhao, Jiayu, et al.
Pubblicazione: (2025)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
di: Curzel, Serena, et al.
Pubblicazione: (2023)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
di: Zhu, Xiaolei, et al.
Pubblicazione: (2025)

Chip Placement with Diffusion Models
di: Lee, Vint, et al.
Pubblicazione: (2024)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
di: Valente, Luca, et al.
Pubblicazione: (2024)

HH-PIM: Dynamic Optimization of Power and Performance with Heterogeneous-Hybrid PIM for Edge AI Devices
di: Jeon, Sangmin, et al.
Pubblicazione: (2025)