Buchumschlag

DiscoRD: An Experimental Methodology for Quickly Discovering the Reliable Read Disturbance Threshold of Real DRAM Chips

Fuente: arXiv

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Olgun, Ataberk, Bostanci, F. Nisa, Yuksel, Ismail Emir, Luo, Haocong, Patel, Minesh, Yaglikci, A. Giray, Mutlu, Onur
Format:	Preprint
Veröffentlicht:	2026
Schlagworte:	Hardware Architecture Cryptography and Security
Online-Zugang:	Acceder al recurso
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Ähnliche Einträge

ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
von: Yüksel, İsmail Emir, et al.
Veröffentlicht: (2025)

Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
von: Olgun, Ataberk, et al.
Veröffentlicht: (2025)

Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
von: Luo, Haocong, et al.
Veröffentlicht: (2025)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2024)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2025)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2025)

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
von: Yağlıkçı, Abdullah Giray, et al.
Veröffentlicht: (2024)

In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
von: Hassan, Hasan, et al.
Veröffentlicht: (2022)

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2024)

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2023)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2023)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
von: Tuğrul, Yahya Can, et al.
Veröffentlicht: (2025)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
von: Patel, Minesh, et al.
Veröffentlicht: (2024)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
von: Olgun, Ataberk, et al.
Veröffentlicht: (2022)

Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
von: Yuksel, Ismail Emir, et al.
Veröffentlicht: (2024)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2024)

Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
von: Olgun, Ataberk, et al.
Veröffentlicht: (2023)

Memory-Centric Computing: Recent Advances in Processing-in-DRAM
von: Mutlu, Onur, et al.
Veröffentlicht: (2024)

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
von: Olgun, Ataberk, et al.
Veröffentlicht: (2023)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
von: Bostancı, F. Nisa, et al.
Veröffentlicht: (2025)

RowPress Vulnerability in Modern DRAM Chips
von: Luo, Haocong, et al.
Veröffentlicht: (2024)

Memory-Centric Computing: Solving Computing's Memory Problem
von: Mutlu, Onur, et al.
Veröffentlicht: (2025)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
von: Yağlıkçı, Abdullah Giray
Veröffentlicht: (2024)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
von: Bostanci, F. Nisa, et al.
Veröffentlicht: (2024)

Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
von: Bostanci, F. Nisa, et al.
Veröffentlicht: (2025)

MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing
von: Oliveira, Geraldo F., et al.
Veröffentlicht: (2024)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
von: Olgun, Ataberk, et al.
Veröffentlicht: (2022)

Revisiting Main Memory-Based Covert and Side Channel Attacks in the Context of Processing-in-Memory
von: Bostanci, F. Nisa, et al.
Veröffentlicht: (2024)

BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2024)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
von: Orosa, Lois, et al.
Veröffentlicht: (2022)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
von: Canpolat, Oğuzhan, et al.
Veröffentlicht: (2025)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
von: Oliveira, Geraldo F., et al.
Veröffentlicht: (2023)

PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System
von: Rhyner, Steve, et al.
Veröffentlicht: (2024)

TeraAgent: A Distributed Agent-Based Simulation Engine for Simulating Half a Trillion Agents
von: Breitwieser, Lukas, et al.
Veröffentlicht: (2025)

Proteus: Enabling High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic
von: Oliveira, Geraldo F., et al.
Veröffentlicht: (2025)

Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology
von: Kanellopoulos, Konstantinos, et al.
Veröffentlicht: (2024)

Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
von: Barcarolo, Nicola, et al.
Veröffentlicht: (2026)

Machine Learning-Driven Intelligent Memory System Design: From On-Chip Caches to Storage
von: Bera, Rahul, et al.
Veröffentlicht: (2026)

Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
von: Kanellopoulos, Konstantinos, et al.
Veröffentlicht: (2023)