Saved in:
Bibliographic Details
Main Authors: Xing, Wei W., Huang, Kaiqi, Liu, Jiazhan, Qiu, Hong, Shen, Shan
Format: Preprint
Published: 2026
Subjects:
Online Access:https://arxiv.org/abs/2603.13092
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866908884311998464
author Xing, Wei W.
Huang, Kaiqi
Liu, Jiazhan
Qiu, Hong
Shen, Shan
author_facet Xing, Wei W.
Huang, Kaiqi
Liu, Jiazhan
Qiu, Hong
Shen, Shan
contents Yield Multi-Corner Analysis validates circuits across 25+ Process-Voltage-Temperature corners, resulting in a combinatorial simulation cost of $O(K \times N)$ where $K$ denotes corners and $N$ exceeds $10^4$ samples per corner. Existing methods face a fundamental trade-off: simple models achieve automation but fail on nonlinear circuits, while advanced AI models capture complex behaviors but require hours of hyperparameter tuning per design iteration, forming the Tuning Barrier. We break this barrier by replacing engineered priors (i.e., model specifications) with learned priors from a foundation model pre-trained on millions of regression tasks. This model performs in-context learning, instantly adapting to each circuit without tuning or retraining. Its attention mechanism automatically transfers knowledge across corners by identifying shared circuit physics between operating conditions. Combined with an automated feature selector (1152D to 48D), our method matches state-of-the-art accuracy (mean MREs as low as 0.11\%) with zero tuning, reducing total validation cost by over $10\times$.
format Preprint
id arxiv_https___arxiv_org_abs_2603_13092
institution arXiv
publishDate 2026
record_format arxiv
spellingShingle Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors
Xing, Wei W.
Huang, Kaiqi
Liu, Jiazhan
Qiu, Hong
Shen, Shan
Machine Learning
Hardware Architecture
Yield Multi-Corner Analysis validates circuits across 25+ Process-Voltage-Temperature corners, resulting in a combinatorial simulation cost of $O(K \times N)$ where $K$ denotes corners and $N$ exceeds $10^4$ samples per corner. Existing methods face a fundamental trade-off: simple models achieve automation but fail on nonlinear circuits, while advanced AI models capture complex behaviors but require hours of hyperparameter tuning per design iteration, forming the Tuning Barrier. We break this barrier by replacing engineered priors (i.e., model specifications) with learned priors from a foundation model pre-trained on millions of regression tasks. This model performs in-context learning, instantly adapting to each circuit without tuning or retraining. Its attention mechanism automatically transfers knowledge across corners by identifying shared circuit physics between operating conditions. Combined with an automated feature selector (1152D to 48D), our method matches state-of-the-art accuracy (mean MREs as low as 0.11\%) with zero tuning, reducing total validation cost by over $10\times$.
title Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors
topic Machine Learning
Hardware Architecture
url https://arxiv.org/abs/2603.13092