Imagen de Portada

Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Xing, Wei W., Huang, Kaiqi, Liu, Jiazhan, Qiu, Hong, Shen, Shan
Formato:	Preprint
Publicado:	2026
Materias:	Machine Learning Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

OpenYield: An Open-Source SRAM Yield Analysis and Optimization Benchmark Suite
por: Shen, Shan, et al.
Publicado: (2025)

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure
por: Xie, Rui, et al.
Publicado: (2025)

SetupKit: Efficient Multi-Corner Setup/Hold Time Characterization Using Bias-Enhanced Interpolation and Active Learning
por: Zhou, Junzhuo, et al.
Publicado: (2025)

Automated HEMT Model Construction from Datasheets via Multi-Modal Intelligence and Prior-Knowledge-Free Optimization
por: Peng, Yuang, et al.
Publicado: (2025)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
por: Shen, Shan, et al.
Publicado: (2024)

Near-Memory Architecture for Threshold-Ordinal Surface-Based Corner Detection of Event Cameras
por: Shang, Hongyang, et al.
Publicado: (2025)

Surrogates, Spikes, and Sparsity: Performance Analysis and Characterization of SNN Hyperparameters on Hardware
por: Aliyev, Ilkin, et al.
Publicado: (2026)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
por: Maji, Supriyo, et al.
Publicado: (2025)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
por: Sakhuja, Chirag, et al.
Publicado: (2024)

Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference
por: Nair, Harideep, et al.
Publicado: (2024)

MACO: Exploring GEMM Acceleration on a Loosely-Coupled Multi-core Processor
por: Sui, Bingcai, et al.
Publicado: (2024)

Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection
por: Shen, Shan, et al.
Publicado: (2023)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
por: Zhou, Yiqi, et al.
Publicado: (2026)

TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters Beyond 1000 FPUs
por: Shen, Diyou, et al.
Publicado: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
por: Colagrande, Luca, et al.
Publicado: (2025)

Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)

Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
por: Huang, Zongle, et al.
Publicado: (2026)

Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension
por: Jiang, Limin, et al.
Publicado: (2025)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
por: Masar, Filip, et al.
Publicado: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
por: Colagrande, Luca, et al.
Publicado: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
por: Colagrande, Luca, et al.
Publicado: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
por: Liu, Mingju, et al.
Publicado: (2024)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
por: Qin, Haiyan, et al.
Publicado: (2025)

OpenACMv2: An Accuracy-Constrained Co-Optimization Framework for Approximate DCiM
por: Zhou, Yiqi, et al.
Publicado: (2026)

Hardware-Centric Analysis of DeepSeek's Multi-Head Latent Attention
por: Geens, Robin, et al.
Publicado: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
por: Wei, Yangbo, et al.
Publicado: (2025)

Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
por: Maji, Supriyo, et al.
Publicado: (2024)

MTU: The Multifunction Tree Unit for Accelerating Zero-Knowledge Proofs
por: Mo, Jianqiao, et al.
Publicado: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
por: Ramírez, Cristian, et al.
Publicado: (2024)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
por: Liu, Bingyang, et al.
Publicado: (2024)

A Sparsity-Aware Autonomous Path Planning Accelerator with HW/SW Co-Design and Multi-Level Dataflow Optimization
por: Zhang, Yifan, et al.
Publicado: (2025)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
por: Shao, Minghao, et al.
Publicado: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
por: Venkatachalam, Shanmuga, et al.
Publicado: (2026)

Platinum: Path-Adaptable LUT-Based Accelerator Tailored for Low-Bit Weight Matrix Multiplication
por: Shan, Haoxuan, et al.
Publicado: (2025)

VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
por: Ahmed, Akram Ben, et al.
Publicado: (2026)

IMMSched: Interruptible Multi-DNN Scheduling via Parallel Multi-Particle Optimizing Subgraph Isomorphism
por: Zhao, Boran, et al.
Publicado: (2026)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
por: Ardakani, Arash, et al.
Publicado: (2025)

HERO-Sign: Hierarchical Tuning and Efficient Compiler-Time GPU Optimizations for SPHINCS+ Signature Generation
por: Zhou, Yaoyun, et al.
Publicado: (2025)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
por: Li, Huize, et al.
Publicado: (2026)