:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Cheng, Chung-Kuan, Kahng, Andrew B., Lin, Bill, Wang, Yucheng, Yoon, Dooseok
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2603.13665
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
by: Kang, Andrew B. Kahng. Seokhyeong, et al.
Published: (2025)

On Robustness and Generalization of ML-Based Congestion Predictors to Valid and Imperceptible Perturbations
by: Holtz, Chester, et al.
Published: (2024)

ChipletPart: Cost-Aware Partitioning for 2.5D Systems
by: Graening, Alexander, et al.
Published: (2025)

DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators
by: Kahng, Andrew B., et al.
Published: (2024)

Escaping Flatland: A Placement Flow for Enabling 3D FPGAs
by: Hao, Cong, et al.
Published: (2026)

Invited: Toward Sustainable and Transparent Benchmarking for Academic Physical Design Research
by: Jiang, Liwen, et al.
Published: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
by: Ho, Chia-Tung, et al.
Published: (2024)

CellE: Automated Standard Cell Library Extension via Equality Saturation
by: Ren, Yi, et al.
Published: (2026)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
by: Liu, Bingyang, et al.
Published: (2024)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
by: Esmaeilzadeh, Hadi, et al.
Published: (2023)

LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
by: Di, Zhixiong, et al.
Published: (2023)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
by: Wang, Runxi, et al.
Published: (2025)

High Utilization Energy-Aware Real-Time Inference Deep Convolutional Neural Network Accelerator
by: Lin, Kuan-Ting, et al.
Published: (2025)

ALIGN: A System for Automating Analog Layout
by: Dhar, Tonmoy, et al.
Published: (2020)

YAP+: Pad-Layout-Aware Yield Modeling and Simulation for Hybrid Bonding
by: Chen, Zhichao, et al.
Published: (2025)

Towards Performance-Aware Allocation for Accelerated Machine Learning on GPU-SSD Systems
by: Gundawar, Ayush, et al.
Published: (2024)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
by: Looms, Timo, et al.
Published: (2025)

Kugelblitz: Executable, Cost-Aware Design-Space Exploration for Programmable Packet Pipelines
by: Ageev, Artem, et al.
Published: (2023)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
by: Ferry, Corentin, et al.
Published: (2024)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
by: Liu, Qunyou, et al.
Published: (2025)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
by: Sakhuja, Chirag, et al.
Published: (2024)

An Automated Validation Framework for Power Management and Data Retention Logic Kits of Standard Cell Library
by: Kamath, Akshay Karkal, et al.
Published: (2024)

SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
by: Diao, Haikang, et al.
Published: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
by: Li, Wenkai, et al.
Published: (2025)

HeLEx: A Heterogeneous Layout Explorer for Spatial Elastic Coarse-Grained Reconfigurable Arrays
by: Du, Alan Jia Bao, et al.
Published: (2025)

Scaling Routers with In-Package Optics and High-Bandwidth Memories
by: Keslassy, Isaac, et al.
Published: (2026)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
by: Prabhu, Kartik, et al.
Published: (2025)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
by: Shin, Taeho, et al.
Published: (2022)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
by: Ghosh, Arkapravo, et al.
Published: (2025)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
by: Qin, Xian Rong, et al.
Published: (2026)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
by: Geens, Robin, et al.
Published: (2026)

CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
by: Chen, Yu, et al.
Published: (2025)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
by: Tsai, Pei-Huan, et al.
Published: (2026)

Utilizing Layout Effects for Analog Logic Locking
by: Aljafar, Muayad J., et al.
Published: (2024)

Computing-In-Memory Aware Model Adaption For Edge Devices
by: Lin, Ming-Han, et al.
Published: (2025)

An Optimal Alignment-Driven Iterative Closed-Loop Convergence Framework for High-Performance Ultra-Large Scale Layout Pattern Clustering
by: Liu, Shuo
Published: (2025)

Interactive and Automatic Generation of Primitive Custom Circuit Layout Using LLMs
by: You, Geunyoung, et al.
Published: (2024)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
by: Ren, Yi, et al.
Published: (2025)

Predictive Software Scheduling as an Early-Warning Hint Layer for Optical Engine Thermal Drift in Heterogeneous SoIC Packaging
by: Chung, Chi Fei
Published: (2026)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
by: Duan, Cenlin, et al.
Published: (2025)