Imagen de Portada

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Leftheriotis, Aimilios, Masouros, Dimosthenis, Soudris, Dimitrios, Theodoridis, George
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Optimizing GEMM for Energy and Performance on Versal ACAP Architectures
por: Papalamprou, Ilias, et al.
Publicado: (2025)

SLO-aware GPU Frequency Scaling for Energy Efficient LLM Inference Serving
por: Kakolyris, Andreas Kosmas, et al.
Publicado: (2024)

Decoupled Access-Execute enabled DVFS for tinyML deployments on STM32 microcontrollers
por: Alvanaki, Elisavet Lydia, et al.
Publicado: (2024)

Post-Quantum and Blockchain-Based Attestation for Trusted FPGAs in B5G Networks
por: Papalamprou, Ilias, et al.
Publicado: (2025)

TransAxx: Efficient Transformers with Approximate Computing
por: Danopoulos, Dimitrios, et al.
Publicado: (2024)

TF2AIF: Facilitating development and deployment of accelerated AI models on the cloud-edge continuum
por: Leftheriotis, Aimilios, et al.
Publicado: (2024)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
por: Armeniakos, Giorgos, et al.
Publicado: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
por: Leon, Vasileios, et al.
Publicado: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
por: Leon, Vasileios, et al.
Publicado: (2025)

Evaluating Four FPGA-accelerated Space Use Cases based on Neural Network Algorithms for On-board Inference
por: Antunes, Pedro, et al.
Publicado: (2026)

Exploring FPGA designs for MX and beyond
por: Samson, Ebby, et al.
Publicado: (2024)

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
por: Andronic, Marta, et al.
Publicado: (2023)

Low-latency machine learning FPGA accelerator for multi-qubit-state discrimination
por: Gautam, Pradeep Kumar, et al.
Publicado: (2024)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
por: Leon, Vasileios, et al.
Publicado: (2025)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
por: Leon, Vasileios, et al.
Publicado: (2024)

Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing
por: Shin, Duckgyu, et al.
Publicado: (2026)

PDA-LSTM: Knowledge-driven page data arrangement based on LSTM for LCM supression in QLC 3D NAND flash memories
por: Li, Qianhui, et al.
Publicado: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
por: Zhang, Zehuan, et al.
Publicado: (2024)

An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT
por: Shao, Haikuo, et al.
Publicado: (2024)

FPGA-Enabled Machine Learning Applications in Earth Observation: A Systematic Review
por: Léonard, Cédric, et al.
Publicado: (2025)

An FPGA-Based Accelerator Enabling Efficient Support for CNNs with Arbitrary Kernel Sizes
por: Wang, Miaoxin, et al.
Publicado: (2024)

Efficient FPGA Implementation of Time-Domain Popcount for Low-Complexity Machine Learning
por: Duan, Shengyu, et al.
Publicado: (2025)

FPGA Co-Design for Efficient N:M Sparse and Quantized Model Inference
por: Hsieh, Fen-Yu, et al.
Publicado: (2025)

InstantFT: An FPGA-Based Runtime Subsecond Fine-tuning of CNN Models
por: Sugiura, Keisuke, et al.
Publicado: (2025)

A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
por: Gupta, Neelesh, et al.
Publicado: (2026)

A Cost-Efficient FPGA Implementation of Tiny Transformer Model using Neural ODE
por: Okubo, Ikumi, et al.
Publicado: (2024)

Cross-Layer Co-Optimized LSTM Accelerator for Real-Time Gait Analysis
por: Ahmadilivani, Mohammad Hasan, et al.
Publicado: (2026)

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
por: Ribeiro, Lucas Grativol, et al.
Publicado: (2024)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
por: Chaidos, Panagiotis, et al.
Publicado: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
por: Leon, Vasileios, et al.
Publicado: (2024)

An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
por: Sekonji, Mohammad Javad, et al.
Publicado: (2026)

Taming the Exponential: A Fast Softmax Surrogate for Integer-Native Edge Inference
por: Danopoulos, Dimitrios, et al.
Publicado: (2026)

Continuous-Flow Data-Rate-Aware CNN Inference on FPGA
por: Habermann, Tobias, et al.
Publicado: (2026)

FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning
por: Wang, Shang, et al.
Publicado: (2024)

ShortCircuit: AlphaZero-Driven Circuit Design
por: Tsaras, Dimitrios, et al.
Publicado: (2024)

HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices
por: Toupas, Petros, et al.
Publicado: (2023)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
por: Lou, Binglei, et al.
Publicado: (2024)

FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review
por: Jiang, Junye, et al.
Publicado: (2025)

NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
por: Andronic, Marta, et al.
Publicado: (2024)

Accelerating AI and Computer Vision for Satellite Pose Estimation on the Intel Myriad X Embedded SoC
por: Leon, Vasileios, et al.
Publicado: (2024)