Copertina

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wu, Yutong, Cao, Chenrui, Jin, Pengwei, Huang, Di, Zhang, Rui, Zhang, Xishan, Du, Zidong, Guo, Qi, Hu, Xing
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Computation and Language Artificial Intelligence Hardware Architecture Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
di: Zhu, Yaoyu, et al.
Pubblicazione: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
di: Zhang, Yang, et al.
Pubblicazione: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
di: Cheng, Shuyao, et al.
Pubblicazione: (2025)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
di: Huang, Lei, et al.
Pubblicazione: (2025)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
di: Fu, Lik Tung, et al.
Pubblicazione: (2026)

Automated SVA Generation with LLMs
di: Fu, Lik Tung, et al.
Pubblicazione: (2026)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
di: Wu, Fenghua, et al.
Pubblicazione: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
di: Deng, Chenhui, et al.
Pubblicazione: (2026)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
di: Zhou, Jie, et al.
Pubblicazione: (2025)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
di: Maddala, Karthik, et al.
Pubblicazione: (2024)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
di: Wang, Yonghao, et al.
Pubblicazione: (2026)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
di: Mashnoor, Nowfel, et al.
Pubblicazione: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
di: Krupp, Lukas, et al.
Pubblicazione: (2026)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
di: Emami, Mahyar, et al.
Pubblicazione: (2023)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
di: Sarkar, Rishov, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

FormalRTL: Verified RTL Synthesis at Scale
di: Li, Kezhi, et al.
Pubblicazione: (2026)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
di: Qi, Haomin, et al.
Pubblicazione: (2025)

Sustainable Hardware Specialization
di: Dangi, Pranav, et al.
Pubblicazione: (2024)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
di: Zou, Qingyun, et al.
Pubblicazione: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
di: Hsiao, Yao, et al.
Pubblicazione: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
di: Allam, Ahmed, et al.
Pubblicazione: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
di: Liu, Shang, et al.
Pubblicazione: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

Using LLMs to Facilitate Formal Verification of RTL
di: Orenes-Vera, Marcelo, et al.
Pubblicazione: (2023)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
di: Purini, Suresh, et al.
Pubblicazione: (2025)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)