Imagen de Portada

DRCY: Agentic Hardware Design Reviews

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Dumont, Kyle, Herbert, Nicholas, Tirmazi, Hayder, Upadhayaya, Shrikanth
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence Software Engineering
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
por: Zou, Qingyun, et al.
Publicado: (2026)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
por: Shankar, Shashwat, et al.
Publicado: (2025)

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
por: Wang, Bowei, et al.
Publicado: (2025)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
por: Guo, Cong, et al.
Publicado: (2024)

RTLSquad: Multi-Agent Based Interpretable RTL Design
por: Wang, Bowei, et al.
Publicado: (2025)

A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs
por: Kumar, Aman, et al.
Publicado: (2024)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
por: Zhang, Haoyi, et al.
Publicado: (2024)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
por: Wan, Lily Jiaxin, et al.
Publicado: (2026)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
por: Chen, Luanrong, et al.
Publicado: (2026)

HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
por: Petrini, Daniel G. P., et al.
Publicado: (2025)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
por: Yao, Xufeng, et al.
Publicado: (2024)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
por: Yang, Guang, et al.
Publicado: (2025)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
por: Wang, Ning, et al.
Publicado: (2025)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

KernelCraft: Benchmarking for Agentic Close-to-Metal Kernel Generation on Emerging Hardware
por: Nie, Jiayi, et al.
Publicado: (2026)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
por: Miao, Mingkai, et al.
Publicado: (2026)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
por: Wang, Junyue, et al.
Publicado: (2026)

LM-Fix: Lightweight Bit-Flip Detection and Rapid Recovery Framework for Language Models
por: Tahmasivand, Ahmad, et al.
Publicado: (2025)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
por: Prakash, Shvetank, et al.
Publicado: (2025)

LLM-aided explanations of EDA synthesis errors
por: Qiu, Siyu, et al.
Publicado: (2024)

A Vertically Integrated Framework for Templatized Chip Design
por: Kim, Jeongeun, et al.
Publicado: (2025)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
por: Gai, Jiahao, et al.
Publicado: (2025)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
por: Zhou, Xiaofeng, et al.
Publicado: (2026)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
por: Schreiner, Johannes, et al.
Publicado: (2024)

Hardware.jl - An MLIR-based Julia HLS Flow (Work in Progress)
por: Short, Benedict, et al.
Publicado: (2025)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
por: Armato, Antonino, et al.
Publicado: (2026)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
por: Shih, Yu-An, et al.
Publicado: (2025)

Using LLMs to Facilitate Formal Verification of RTL
por: Orenes-Vera, Marcelo, et al.
Publicado: (2023)

Offloading Data Center Tax
por: Revankar, Akshay, et al.
Publicado: (2025)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)