Imagen de Portada

ETM2: Empowering Traditional Memory Bandwidth Regulation using ETM

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zuepke, Alexander, Pradhan, Ashutosh, Ottaviano, Daniele, Bastoni, Andrea, Caccamo, Marco
Formato:	Preprint
Publicado:	2026
Materias:	Performance Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Arm DynamIQ Shared Unit and Real-Time: An Empirical Evaluation
por: Pradhan, Ashutosh, et al.
Publicado: (2025)

Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling
por: Atmer, Hannah, et al.
Publicado: (2025)

Examem: Low-Overhead Memory Instrumentation for Intelligent Memory Systems
por: Poduval, Ashwin, et al.
Publicado: (2024)

Heterogeneous Memory Benchmarking Toolkit
por: Ghaemi, Golsana, et al.
Publicado: (2025)

Multi-Objective Memory Bandwidth Regulation and Cache Partitioning for Multicore Real-Time Systems
por: Sun, Binqi, et al.
Publicado: (2025)

A$^3$PIM: An Automated, Analytic and Accurate Processing-in-Memory Offloader
por: Jiang, Qingcai, et al.
Publicado: (2024)

PPU: Design and Implementation of a Pipelined Full Posit Processing Unit
por: Rossi, Federico, et al.
Publicado: (2023)

Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
por: Cavagna, Hiari Pizzini, et al.
Publicado: (2025)

Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
por: Perdomo, Elias, et al.
Publicado: (2024)

Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
por: Bostanci, F. Nisa, et al.
Publicado: (2025)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
por: Sarkar, Rishov, et al.
Publicado: (2024)

Putting the Context back into Memory
por: Roberts, David A.
Publicado: (2025)

Enhancing Instruction Prefetching via Cache and TLB Management
por: Jamet, Alexandre Valentin, et al.
Publicado: (2026)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
por: Li, Ruihao, et al.
Publicado: (2026)

Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation
por: Ke, Chih-Hua
Publicado: (2026)

Regular-Dead on Arrival: Characterizing and Protecting Against Dead-Entry TLB Misses in GPU Microarchitectures
por: Anik, Shafayat Mowla, et al.
Publicado: (2026)

Range, Not Precision: Block-Floating-Point Half-Precision FFT and SAR Imaging on Apple Silicon
por: Bergach, Mohamed Amine
Publicado: (2026)

SCALE-Sim TPU: Validating and Extending SCALE-Sim for TPUs
por: Dang, Jingtian, et al.
Publicado: (2026)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
por: Lin, Wei-Fen, et al.
Publicado: (2026)

WaveTune: Wave-aware Bilinear Modeling for Efficient GPU Kernel Auto-tuning
por: Zhang, Kaixuan, et al.
Publicado: (2026)

PipeWeave: Synergizing Analytical and Learning Models for Unified GPU Performance Prediction
por: Zhang, Kaixuan, et al.
Publicado: (2026)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
por: Ali, Wajid, et al.
Publicado: (2025)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
por: Liu, Xiaoman
Publicado: (2024)

Adaptive Cache Pollution Control for Large Language Model Inference Workloads Using Temporal CNN-Based Prediction and Priority-Aware Replacement
por: Liu, Songze, et al.
Publicado: (2025)

Recurrent CircuitSAT Sampling for Sequential Circuits
por: Ardakani, Arash, et al.
Publicado: (2025)

Introducing the Arm-membench Throughput Benchmark
por: Burth, Cyrill, et al.
Publicado: (2025)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
por: Graczyk, Maksymilian, et al.
Publicado: (2025)

AI Load Dynamics--A Power Electronics Perspective
por: Li, Yuzhuo, et al.
Publicado: (2025)

SAHM: State-Aware Heterogeneous Multicore for Single-Thread Performance
por: Wadle, Shayne, et al.
Publicado: (2025)

ONNXim: A Fast, Cycle-level Multi-core NPU Simulator
por: Ham, Hyungkyu, et al.
Publicado: (2024)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
por: Mao, Shunyu, et al.
Publicado: (2024)

OPTIMA: Design-Space Exploration of Discharge-Based In-SRAM Computing: Quantifying Energy-Accuracy Trade-Offs
por: Seyedfaraji, Saeed, et al.
Publicado: (2024)

Data-Driven Power Modeling and Monitoring via Hardware Performance Counter Tracking
por: Mazzola, Sergio, et al.
Publicado: (2025)

An Analytical Cost Model for Fast Evaluation of Multiple Compute-Engine CNN Accelerators
por: Qararyah, Fareed, et al.
Publicado: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
por: Zhang, Niansong, et al.
Publicado: (2025)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
por: Tang, Ruibai, et al.
Publicado: (2025)

The Bicameral Cache: a split cache for vector architectures
por: Rebolledo, Susana, et al.
Publicado: (2024)

A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors
por: Kuper, Reese, et al.
Publicado: (2023)

SCALE-Sim v3: A modular cycle-accurate systolic accelerator simulator for end-to-end system analysis
por: Raj, Ritik, et al.
Publicado: (2025)

Gem5-AcceSys: Enabling System-Level Exploration of Standard Interconnects for Novel Accelerators
por: Liu, Qunyou, et al.
Publicado: (2025)