Imagen de Portada

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lei, Jie, Martínez, Héctor, Castelló, Adrián
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor
por: Kirschner, Maximilian, et al.
Publicado: (2024)

A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

Support Vector Machines Classification on Bendable RISC-V
por: Vergos, Polykarpos, et al.
Publicado: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
por: Rezunov, Evgenii, et al.
Publicado: (2025)

SPEED: A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference
por: Wang, Chuanning, et al.
Publicado: (2024)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
por: Jacobs, Eino, et al.
Publicado: (2024)

Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension
por: Jiang, Limin, et al.
Publicado: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
por: M, Ajay Kumar, et al.
Publicado: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
por: Ramírez, Cristian, et al.
Publicado: (2024)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
por: Perotti, Matteo, et al.
Publicado: (2024)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
por: Perotti, Matteo, et al.
Publicado: (2023)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
por: Perotti, Matteo, et al.
Publicado: (2022)

Enabling Syscall Intercept for RISC-V
por: Andrić, Petar, et al.
Publicado: (2025)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
por: Wang, Weiying, et al.
Publicado: (2026)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
por: Wipfli, Max, et al.
Publicado: (2026)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
por: Spagnolo, Tommaso, et al.
Publicado: (2026)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
por: Cai, Maoyuan, et al.
Publicado: (2026)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
por: Perotti, Matteo, et al.
Publicado: (2024)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
por: Purayil, Navaneeth Kunhi, et al.
Publicado: (2025)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
por: Bolat, Alperen, et al.
Publicado: (2025)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
por: Giorgi, Roberto, et al.
Publicado: (2025)

Wildcat: Educational RISC-V Microprocessors
por: Schoeberl, Martin
Publicado: (2025)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
por: Zou, Yuyang, et al.
Publicado: (2025)

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
por: Agostini, Nicolas Bohm, et al.
Publicado: (2023)

MING: An Automated CNN-to-Edge MLIR HLS framework
por: Bi, Jiahong, et al.
Publicado: (2026)

Hypervisor Extension for a RISC-V Processor
por: Gauchola, Jaume, et al.
Publicado: (2024)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
por: İslamoğlu, Gamze, et al.
Publicado: (2025)

IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
por: Szczerek, Wiktor J., et al.
Publicado: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
por: Jaros, Jiri, et al.
Publicado: (2024)

ARISE: Automating RISC-V Instruction Set Extension
por: Hager-Clukas, Andreas, et al.
Publicado: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
por: Scionti, Alberto, et al.
Publicado: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
por: Djupdal, Asbjørn, et al.
Publicado: (2025)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
por: Ahmed, Sajjad, et al.
Publicado: (2026)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
por: Ramsauer, Ralf, et al.
Publicado: (2022)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
por: Sarda, Giuseppe M., et al.
Publicado: (2025)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)