An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks

Documenti analoghi

• SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
  di: Patne, Parth, et al.
  Pubblicazione: (2026)
• Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
  di: Kumar, Vineet, et al.
  Pubblicazione: (2025)
• SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
  di: Gunawardana, Kanishka, et al.
  Pubblicazione: (2026)
• Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
  di: Vanoni, Axel, et al.
  Pubblicazione: (2026)
• Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
  di: Prasad, Arpan Suravi, et al.
  Pubblicazione: (2023)