Copertina

Controller Datapath Aware Verification of Masked Hardware Generated via High Level Synthesis

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Sarma, Nilotpola, Chaudhuri, Vaishali Ghanshyam, Karfa, Chandan
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Cryptography and Security
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

MaskedHLS: Domain-Specific High-Level Synthesis of Masked Cryptographic Designs
di: Sarma, Nilotpola, et al.
Pubblicazione: (2024)

From Finite Enumeration to Universal Proof: Ring-Theoretic Foundations for PQC Hardware Masking Verification
di: Iskander, Ray, et al.
Pubblicazione: (2026)

Structural Dependency Analysis for Masked NTT Hardware: Scalable Pre-Silicon Verification of Post-Quantum Cryptographic Accelerators
di: Iskander, Ray, et al.
Pubblicazione: (2026)

Accelerating Hardware Verification with Graph Models
di: Saravanan, Raghul, et al.
Pubblicazione: (2024)

The Evolution of Agentic AI in Cybersecurity: From Single LLM Reasoners to Multi-Agent Systems and Autonomous Pipelines
di: Vinay, Vaishali
Pubblicazione: (2025)

A Scalable Formal Verification Methodology for Data-Oblivious Hardware
di: Deutschmann, Lucas, et al.
Pubblicazione: (2023)

Fresh Masking Makes NTT Pipelines Composable: Machine-Checked Proofs for Arithmetic Masking in PQC Hardware
di: Iskander, Ray, et al.
Pubblicazione: (2026)

SecIC3: Customizing IC3 for Hardware Security Verification
di: Tan, Qinhan, et al.
Pubblicazione: (2026)

Self-HWDebug: Automation of LLM Self-Instructing for Hardware Security Verification
di: Akyash, Mohammad, et al.
Pubblicazione: (2024)

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware \& Software Formal Verification
di: Amiot, Noé, et al.
Pubblicazione: (2025)

Hardware-Level Governance of AI Compute: A Feasibility Taxonomy for Regulatory Compliance and Treaty Verification
di: Ansari, Samar
Pubblicazione: (2026)

SCADE: Scalable Framework for Anomaly Detection in High-Performance System
di: Vinay, Vaishali, et al.
Pubblicazione: (2024)

Metric Differential Privacy at the User-Level Via the Earth Mover's Distance
di: Imola, Jacob, et al.
Pubblicazione: (2024)

AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study
di: Hasan, Khan Thamid, et al.
Pubblicazione: (2026)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
di: Hsiao, Yao, et al.
Pubblicazione: (2024)

LATENT: LLM-Augmented Trojan Insertion and Evaluation Framework for Analog Netlist Topologies
di: Chaudhuri, Jayeeta, et al.
Pubblicazione: (2025)

Design for Assurance: Employing Functional Verification Tools for Thwarting Hardware Trojan Threat in 3PIPs
di: Hu, Wei, et al.
Pubblicazione: (2023)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
di: Ma, Ruiyang, et al.
Pubblicazione: (2025)

Mask-Free Privacy Extraction and Rewriting: A Domain-Aware Approach via Prototype Learning
di: Li, Xiaodong, et al.
Pubblicazione: (2026)

Partial Number Theoretic Transform Masking in Post-Quantum Cryptography (PQC) Hardware: A Security Margin Analysis
di: Iskander, Ray, et al.
Pubblicazione: (2026)

On the Verification of Control Flow Attestation Evidence
di: Caulfield, Adam, et al.
Pubblicazione: (2024)

Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules
di: Palumbo, Alessandro, et al.
Pubblicazione: (2025)

A Formal Analysis of SCTP: Attack Synthesis and Patch Verification
di: Ginesin, Jacob, et al.
Pubblicazione: (2024)

High Memory Masked Convolutional Codes for PQC
di: Ariel, Meir
Pubblicazione: (2025)

HPCCFA: Leveraging Hardware Performance Counters for Control Flow Attestation
di: Pott, Claudius, et al.
Pubblicazione: (2026)

HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation
di: Chen, Qirui, et al.
Pubblicazione: (2026)

GoldenFuzz: Generative Golden Reference Hardware Fuzzing
di: Wu, Lichao, et al.
Pubblicazione: (2025)

QuADTool: Attack-Defense-Tree Synthesis, Analysis and Bridge to Verification
di: Dorfhuber, Florian, et al.
Pubblicazione: (2024)

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension
di: Yang, Hongbin, et al.
Pubblicazione: (2026)

A Dual-Level Cancelable Framework for Palmprint Verification and Hack-Proof Data Storage
di: Yang, Ziyuan, et al.
Pubblicazione: (2024)

Machine-Checked Cardinality Bounds for Masked Barrett Reduction: A 1-Bit Side-Channel Leakage Barrier in Post-Quantum Cryptographic Hardware
di: Iskander, Ray, et al.
Pubblicazione: (2026)

Scabbard: An Exploratory Study on Hardware Aware Design Choices of Learning with Rounding-based Key Encapsulation Mechanisms
di: Kundu, Suparna, et al.
Pubblicazione: (2024)

RTL Interconnect Obfuscation By Polymorphic Switch Boxes For Secure Hardware Generation
di: Chakraborty, Haimanti, et al.
Pubblicazione: (2024)

Pulse-Level Simulation of Crosstalk Attacks on Superconducting Quantum Hardware
di: Shubha, Syed Emad Uddin, et al.
Pubblicazione: (2025)

Permit: Permission-Aware Representation Intervention for Controlled Generation in Large Language Models
di: Sun, Pengcheng, et al.
Pubblicazione: (2026)

K-Nearest Neighbor Classification over Semantically Secure Encrypted Relational Data
di: Mishra, Gunjan, et al.
Pubblicazione: (2024)

ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification
di: Saha, Dipayan, et al.
Pubblicazione: (2025)

Bridging Threat Models and Detections: Formal Verification via CADP
di: Prelipcean, Dumitru-Bogdan, et al.
Pubblicazione: (2025)

Measuring Privacy Loss in Distributed Spatio-Temporal Data
di: Koga, Tatsuki, et al.
Pubblicazione: (2024)

Towards Secure and Efficient DNN Accelerators via Hardware-Software Co-Design
di: Xuan, Wei, et al.
Pubblicazione: (2026)