Image de couverture de livre

Exploring the Agentic Frontier of Verilog Code Generation

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Yubeaton, Patrick, Garg, Siddharth, Hegde, Chinmay
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
par: Collini, Luca, et autres
Publié: (2026)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
par: Yubeaton, Patrick, et autres
Publié: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
par: Thorat, Kiran, et autres
Publié: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
par: Zhang, Yang, et autres
Publié: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
par: Jin, Pengwei, et autres
Publié: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
par: Zhu, Yaoyu, et autres
Publié: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
par: Zhang, Yongan, et autres
Publié: (2024)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
par: Wang, Zeng, et autres
Publié: (2025)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
par: Nadimi, Bardia, et autres
Publié: (2025)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
par: Pinckney, Nathaniel, et autres
Publié: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
par: DeLorenzo, Matthew, et autres
Publié: (2024)

TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog
par: Abdollahi, Armin, et autres
Publié: (2026)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
par: Wang, Zeng, et autres
Publié: (2025)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
par: Liu, Yi, et autres
Publié: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
par: Hong, Charles, et autres
Publié: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
par: Tang, Jinwei, et autres
Publié: (2024)

Speculative Decoding for Verilog: Speed and Quality, All in One
par: Xu, Changran, et autres
Publié: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
par: Hemadri, Raghu Vamshi, et autres
Publié: (2025)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
par: Calzada, Paul E., et autres
Publié: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
par: Wei, Yangbo, et autres
Publié: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
par: Zhao, Yujie, et autres
Publié: (2024)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
par: Pham, Phuoc, et autres
Publié: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
par: Chowdhury, Animesh Basak, et autres
Publié: (2024)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
par: Liang, Yiwen, et autres
Publié: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
par: Tan, Yan, et autres
Publié: (2026)

MPM-LLM4DSE: Reaching the Pareto Frontier in HLS with Multimodal Learning and LLM-Driven Exploration
par: Xu, Lei, et autres
Publié: (2026)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
par: Wang, Yiting, et autres
Publié: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
par: Blocklove, Jason, et autres
Publié: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
par: Deng, Chenhui, et autres
Publié: (2026)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
par: Guo, Ping, et autres
Publié: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
par: Datar, Mandar, et autres
Publié: (2024)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
par: Gai, Jiahao, et autres
Publié: (2025)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
par: Huang, Lei, et autres
Publié: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
par: Tan, Yan, et autres
Publié: (2025)

Exploring FPGA designs for MX and beyond
par: Samson, Ebby, et autres
Publié: (2024)

PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
par: Nadimi, Bardia, et autres
Publié: (2024)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
par: Abdollahi, Armin, et autres
Publié: (2026)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
par: AbouElhamayed, Ahmed F., et autres
Publié: (2023)