Imagen de Portada

Exploring the Agentic Frontier of Verilog Code Generation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yubeaton, Patrick, Garg, Siddharth, Hegde, Chinmay
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
por: Collini, Luca, et al.
Publicado: (2026)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
por: Yubeaton, Patrick, et al.
Publicado: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
por: Thorat, Kiran, et al.
Publicado: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
por: Zhang, Yang, et al.
Publicado: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
por: Jin, Pengwei, et al.
Publicado: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
por: Zhu, Yaoyu, et al.
Publicado: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
por: Zhang, Yongan, et al.
Publicado: (2024)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
por: Wang, Zeng, et al.
Publicado: (2025)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
por: Nadimi, Bardia, et al.
Publicado: (2025)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
por: Pinckney, Nathaniel, et al.
Publicado: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
por: Niu, Juxin, et al.
Publicado: (2025)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
por: DeLorenzo, Matthew, et al.
Publicado: (2024)

TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog
por: Abdollahi, Armin, et al.
Publicado: (2026)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
por: Wang, Zeng, et al.
Publicado: (2025)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
por: Liu, Yi, et al.
Publicado: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
por: Hong, Charles, et al.
Publicado: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
por: Tang, Jinwei, et al.
Publicado: (2024)

Speculative Decoding for Verilog: Speed and Quality, All in One
por: Xu, Changran, et al.
Publicado: (2025)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
por: Hemadri, Raghu Vamshi, et al.
Publicado: (2025)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
por: Calzada, Paul E., et al.
Publicado: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
por: Wei, Yangbo, et al.
Publicado: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
por: Zhao, Yujie, et al.
Publicado: (2024)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
por: Pham, Phuoc, et al.
Publicado: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
por: Chowdhury, Animesh Basak, et al.
Publicado: (2024)

When Forgetting Builds Reliability: LLM Unlearning for Reliable Hardware Code Generation
por: Liang, Yiwen, et al.
Publicado: (2025)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
por: Tan, Yan, et al.
Publicado: (2026)

MPM-LLM4DSE: Reaching the Pareto Frontier in HLS with Multimodal Learning and LLM-Driven Exploration
por: Xu, Lei, et al.
Publicado: (2026)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
por: Wang, Yiting, et al.
Publicado: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
por: Roy, Prithwish Basu, et al.
Publicado: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
por: Blocklove, Jason, et al.
Publicado: (2024)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
por: Deng, Chenhui, et al.
Publicado: (2026)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
por: Guo, Ping, et al.
Publicado: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
por: Datar, Mandar, et al.
Publicado: (2024)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
por: Gai, Jiahao, et al.
Publicado: (2025)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
por: Huang, Lei, et al.
Publicado: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
por: Tan, Yan, et al.
Publicado: (2025)

Exploring FPGA designs for MX and beyond
por: Samson, Ebby, et al.
Publicado: (2024)

PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
por: Nadimi, Bardia, et al.
Publicado: (2024)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
por: Abdollahi, Armin, et al.
Publicado: (2026)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
por: AbouElhamayed, Ahmed F., et al.
Publicado: (2023)