Copertina

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ghosh, Subhadip, Peri, Surya Srikar, S., Ramprasath, Berhan, Sosina A., Gebru, Endalk Y., Harjani, Ramesh, Sapatnekar, Sachin S.
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
di: Ghosh, Subhadip, et al.
Pubblicazione: (2025)

Invited: Toward Accurate, Large-scale Electromigration Analysis and Optimization in Integrated Systems
di: Sapatnekar, Sachin S.
Pubblicazione: (2026)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
di: Zhang, Hangyu, et al.
Pubblicazione: (2025)

ML-based AIG Timing Prediction to Enhance Logic Optimization
di: Jiang, Wenjing, et al.
Pubblicazione: (2024)

IR-Aware ECO Timing Optimization Using Reinforcement Learning
di: Jiang, Wenjing, et al.
Pubblicazione: (2024)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
di: Shohel, Mohammad Abdullah Al, et al.
Pubblicazione: (2021)

ALIGN: A System for Automating Analog Layout
di: Dhar, Tonmoy, et al.
Pubblicazione: (2020)

ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2023)

Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity
di: Haque, Emad, et al.
Pubblicazione: (2025)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
di: Esmaeilzadeh, Hadi, et al.
Pubblicazione: (2023)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
di: Su, Yuchao, et al.
Pubblicazione: (2025)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
di: Datar, Mandar, et al.
Pubblicazione: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
di: Xiao, Weihua, et al.
Pubblicazione: (2024)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
di: Mehradfar, Asal, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)

Recurrent CircuitSAT Sampling for Sequential Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
di: Ray, Yudhajit, et al.
Pubblicazione: (2024)

Why Learn What Physics Already Knows? Realizing Agile mmWave-based Human Pose Estimation via Physics-Guided Preprocessing
di: Zheng, Shuntian, et al.
Pubblicazione: (2026)

Realizing Hardware-Optimized General Tree-Based Data Structures for Heterogeneous System Classes
di: Biebert, Daniel, et al.
Pubblicazione: (2025)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
di: Zhang, Yipu, et al.
Pubblicazione: (2025)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
di: Collini, Luca, et al.
Pubblicazione: (2024)

SPICE-PIDE: A Methodology for Design and Optimization of Integrated Circuits
di: Taraporewalla, Jehan, et al.
Pubblicazione: (2024)

CPPL: A Circuit Prompt Programming Language
di: Yin, Shuo, et al.
Pubblicazione: (2026)

JugglePAC: A Pipelined Accumulation Circuit
di: Houraniah, Ahmad, et al.
Pubblicazione: (2023)

Energy-Oriented Computing Architecture Simulator for SNN Training
di: Ma, Yunhao, et al.
Pubblicazione: (2025)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
di: Liu, Ao, et al.
Pubblicazione: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
di: Češka, Milan, et al.
Pubblicazione: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
di: Ribeiro, André, et al.
Pubblicazione: (2026)

A Review of SRAM-based Compute-in-Memory Circuits
di: Yoshioka, Kentaro, et al.
Pubblicazione: (2024)

Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators
di: Sachdeva, Sachin, et al.
Pubblicazione: (2025)

ShortCircuit: AlphaZero-Driven Circuit Design
di: Tsaras, Dimitrios, et al.
Pubblicazione: (2024)

CircuitVAE: Efficient and Scalable Latent Circuit Optimization
di: Song, Jialin, et al.
Pubblicazione: (2024)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
di: Jockar, Ali, et al.
Pubblicazione: (2025)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
di: Ardakani, Arash, et al.
Pubblicazione: (2025)

Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs
di: Exouzidis, Ilias, et al.
Pubblicazione: (2026)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
di: Gao, Ming, et al.
Pubblicazione: (2025)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
di: Thaqi, Era, et al.
Pubblicazione: (2025)