Copertina

CPU Simulation with Ranked Set Sampling and Repeated Subsampling

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autore principale:	Ekman, Magnus
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture I.6
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

CPU Simulation Using Two-Phase Stratified Sampling
di: Ekman, Magnus
Pubblicazione: (2026)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
di: Caculo, Sriyash, et al.
Pubblicazione: (2025)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

parti-gem5: gem5's Timing Mode Parallelised
di: Cubero-Cascante, José, et al.
Pubblicazione: (2023)

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
di: Strauch, Tobias
Pubblicazione: (2025)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
di: Söderström, Johan, et al.
Pubblicazione: (2025)

Further Evaluations of a Didactic CPU Visual Simulator (CPUVSIM)
di: Cortinovis, Renato, et al.
Pubblicazione: (2024)

Is Finer Better? The Limits of Microscaling Formats in Large Language Models
di: Fasoli, Andrea, et al.
Pubblicazione: (2026)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
di: Ghorab, Razine Moundir, et al.
Pubblicazione: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
di: Garcia-Gasulla, Dario, et al.
Pubblicazione: (2025)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
di: Chen, Mu-Chi, et al.
Pubblicazione: (2026)

CORE: Constraint-Aware One-Step Reinforcement Learning for Simulation-Guided Neural Network Accelerator Design
di: Xiao, Yifeng, et al.
Pubblicazione: (2025)

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
di: Giorgi, Roberto, et al.
Pubblicazione: (2026)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
di: Lebold, Denis, et al.
Pubblicazione: (2026)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
di: Aspros, Maxime Henri, et al.
Pubblicazione: (2025)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
di: Qiu, Ruizhi, et al.
Pubblicazione: (2025)

The Monte Carlo Method and New Device and Architectural Techniques for Accelerating It
di: Petangoda, Janith, et al.
Pubblicazione: (2025)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
di: Chen, Mu-Chi, et al.
Pubblicazione: (2026)

Photonic AI: A Hybrid Diffractive Holographic Neural System for Passive Optical Real-Time Image Classification
di: Hiremath, Prakul Sunil
Pubblicazione: (2026)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
di: Saveau, Alex
Pubblicazione: (2023)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
di: Abouagour, Faris
Pubblicazione: (2026)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
di: Das, Debabrata, et al.
Pubblicazione: (2026)

Extending CPU-less parallel execution of lambda calculus in digital logic with lists and arithmetic
di: Fitchett, Harry, et al.
Pubblicazione: (2026)

Machine Learning for Energy-Performance-aware Scheduling
di: Hu, Zheyuan, et al.
Pubblicazione: (2026)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
di: Sun, Jialin, et al.
Pubblicazione: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
di: Cheng, Shuyao, et al.
Pubblicazione: (2025)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
di: Huang, Mingqiang, et al.
Pubblicazione: (2024)

AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
di: Yahya, Jawad Haj, et al.
Pubblicazione: (2022)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
di: Li, Ruihao, et al.
Pubblicazione: (2026)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
di: Li, Peijing, et al.
Pubblicazione: (2025)

EdgeMM: Multi-Core CPU with Heterogeneous AI-Extension and Activation-aware Weight Pruning for Multimodal LLMs at Edge
di: Bai, Kangbo, et al.
Pubblicazione: (2025)

Towards CPU Performance Prediction: New Challenge Benchmark Dataset and Novel Approach
di: Liu, Xiaoman
Pubblicazione: (2024)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
di: Djupdal, Asbjørn, et al.
Pubblicazione: (2025)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
di: Metz, David, et al.
Pubblicazione: (2026)

Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
di: Hatta, Naoya, et al.
Pubblicazione: (2024)

Megakernel vs Wavefront GPU Path Tracing
di: Padilla, Rafael, et al.
Pubblicazione: (2026)

ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
di: Eryilmaz, Cagri
Pubblicazione: (2026)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
di: Looms, Timo, et al.
Pubblicazione: (2025)

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
di: Ploix, Louis-Emile, et al.
Pubblicazione: (2025)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
di: Oliete-Escuín, Noelia, et al.
Pubblicazione: (2026)