:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Author:	Ekman, Magnus
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture I.6
Online Access:	https://arxiv.org/abs/2603.22598
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

CPU Simulation Using Two-Phase Stratified Sampling
by: Ekman, Magnus
Published: (2026)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
by: Caculo, Sriyash, et al.
Published: (2025)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
by: Goswami, Kaustav, et al.
Published: (2026)

parti-gem5: gem5's Timing Mode Parallelised
by: Cubero-Cascante, José, et al.
Published: (2023)

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
by: Strauch, Tobias
Published: (2025)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
by: Chen, Mu-Chi, et al.
Published: (2026)

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
by: Söderström, Johan, et al.
Published: (2025)

CORE: Constraint-Aware One-Step Reinforcement Learning for Simulation-Guided Neural Network Accelerator Design
by: Xiao, Yifeng, et al.
Published: (2025)

Is Finer Better? The Limits of Microscaling Formats in Large Language Models
by: Fasoli, Andrea, et al.
Published: (2026)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
by: Ghorab, Razine Moundir, et al.
Published: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
by: Garcia-Gasulla, Dario, et al.
Published: (2025)

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
by: Giorgi, Roberto, et al.
Published: (2026)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
by: Qiu, Ruizhi, et al.
Published: (2025)

Further Evaluations of a Didactic CPU Visual Simulator (CPUVSIM)
by: Cortinovis, Renato, et al.
Published: (2024)

OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
by: Lebold, Denis, et al.
Published: (2026)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
by: Aspros, Maxime Henri, et al.
Published: (2025)

The Monte Carlo Method and New Device and Architectural Techniques for Accelerating It
by: Petangoda, Janith, et al.
Published: (2025)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
by: Chen, Mu-Chi, et al.
Published: (2026)

Photonic AI: A Hybrid Diffractive Holographic Neural System for Passive Optical Real-Time Image Classification
by: Hiremath, Prakul Sunil
Published: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
by: Abouagour, Faris
Published: (2026)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
by: Das, Debabrata, et al.
Published: (2026)

Machine Learning for Energy-Performance-aware Scheduling
by: Hu, Zheyuan, et al.
Published: (2026)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
by: Li, Peijing, et al.
Published: (2025)

ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
by: Eryilmaz, Cagri
Published: (2026)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
by: Saveau, Alex
Published: (2023)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
by: Parameshwara, Arya, et al.
Published: (2025)

Chattronics: using GPTs to assist in the design of data acquisition systems
by: Brown, Jonathan Paul Driemeyer, et al.
Published: (2024)

EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits
by: Huang, Yilun, et al.
Published: (2026)

Accelerating Precise End-to-End Simulation: Latency-Sensitive Many-core System Modeling
by: Li, Yinrong, et al.
Published: (2026)

Megakernel vs Wavefront GPU Path Tracing
by: Padilla, Rafael, et al.
Published: (2026)

Extending CPU-less parallel execution of lambda calculus in digital logic with lists and arithmetic
by: Fitchett, Harry, et al.
Published: (2026)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
by: Li, Ruihao, et al.
Published: (2026)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
by: Sun, Jialin, et al.
Published: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
by: Cheng, Shuyao, et al.
Published: (2025)

BioLite U-Net: Edge-Deployable Semantic Segmentation for In Situ Bioprinting Monitoring
by: Haider, Usman, et al.
Published: (2025)

Deep Learning-Based Early-Stage IR-Drop Estimation via CNN Surrogate Modeling
by: Bhadana, Ritesh
Published: (2026)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
by: Huang, Mingqiang, et al.
Published: (2024)

AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications
by: Yahya, Jawad Haj, et al.
Published: (2022)

RouteScan: A Non-Intrusive Approach to Auditing MoE LLMs Safety via Expert Routing Telemetry
by: Lv, Bo, et al.
Published: (2026)

Accelerating Recommendation System Training by Leveraging Popular Choices
by: Adnan, Muhammad, et al.
Published: (2021)