Copertina

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chen, Paul, Kim, Jeongeun, Zhu, Wenbo, Li, Yuanhan, Huang, Shunyao, Weng, Chenjie, Torng, Christopher
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
di: Yarzada, Sabrina, et al.
Pubblicazione: (2026)

A Vertically Integrated Framework for Templatized Chip Design
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
di: Prabhu, Kartik, et al.
Pubblicazione: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
di: and, Yan-Cheng Guo, et al.
Pubblicazione: (2025)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
di: Zhang, Yifan, et al.
Pubblicazione: (2025)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
di: Yoon, Dongho, et al.
Pubblicazione: (2025)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
di: Wei, Jianyu, et al.
Pubblicazione: (2025)

An End-to-End DNN Inference Framework for the SpiNNaker2 Neuromorphic MPSoC
di: Jobst, Matthias, et al.
Pubblicazione: (2025)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
di: Jiang, Zijun, et al.
Pubblicazione: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
di: Li, Wenkai, et al.
Pubblicazione: (2025)

PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs
di: Saha, Rappy, et al.
Pubblicazione: (2026)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
di: Tonetto, Rafael Billig, et al.
Pubblicazione: (2026)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
di: Zhao, Shixin, et al.
Pubblicazione: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
di: Maman, Natalie, et al.
Pubblicazione: (2026)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
di: M, Ajay Kumar, et al.
Pubblicazione: (2025)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
di: Zhang, Kunlong, et al.
Pubblicazione: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Efficient yet Accurate End-to-End SC Accelerator Design
di: Li, Meng, et al.
Pubblicazione: (2024)

M100: An Orchestrated Dataflow Architecture Powering General AI Computing
di: Xie, Yan, et al.
Pubblicazione: (2026)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
di: Min, Kyeongpil, et al.
Pubblicazione: (2026)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
di: Liu, Qunyou, et al.
Pubblicazione: (2026)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
di: Kang, Seungkwan, et al.
Pubblicazione: (2026)

Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
di: Hettstedt, Florian, et al.
Pubblicazione: (2026)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)

MemIntelli: A Generic End-to-End Simulation Framework for Memristive Intelligent Computing
di: Zhou, Houji, et al.
Pubblicazione: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
di: Meng, Chengzhen, et al.
Pubblicazione: (2025)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
di: Petropoulos, Anastasios, et al.
Pubblicazione: (2025)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
di: Tsai, Pei-Huan, et al.
Pubblicazione: (2026)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2025)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

A Compact, Low Power Transprecision ALU for Smart Edge Devices
di: Dube, Ayushi, et al.
Pubblicazione: (2025)