Spectral Impact of Mismatches in Interleaved ADCs
Fuente:
arXiv
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866910223151661056 |
|---|---|
| author | Guichemerre, Jérémy Reutemann, Robert Burger, Thomas Studer, Christoph |
| author_facet | Guichemerre, Jérémy Reutemann, Robert Burger, Thomas Studer, Christoph |
| contents | Interleaved ADCs are critical for applications requiring multi-gigasample per second (GS/s) rates, but their performance is often limited by offset, gain, and timing skew mismatches across the sub-ADCs. We propose exact but compact expressions that describe the impact of each of those non-idealities on the output spectrum. We derive the distribution of the power of the induced spurs and replicas, critical for yield-oriented derivation of sub-ADC specifications. Finally, we provide a practical example in which calibration step sizes are derived under the constraint of a target production yield. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2603_24338 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | Spectral Impact of Mismatches in Interleaved ADCs Guichemerre, Jérémy Reutemann, Robert Burger, Thomas Studer, Christoph Signal Processing Hardware Architecture Interleaved ADCs are critical for applications requiring multi-gigasample per second (GS/s) rates, but their performance is often limited by offset, gain, and timing skew mismatches across the sub-ADCs. We propose exact but compact expressions that describe the impact of each of those non-idealities on the output spectrum. We derive the distribution of the power of the induced spurs and replicas, critical for yield-oriented derivation of sub-ADC specifications. Finally, we provide a practical example in which calibration step sizes are derived under the constraint of a target production yield. |
| title | Spectral Impact of Mismatches in Interleaved ADCs |
| topic | Signal Processing Hardware Architecture |
| url | https://arxiv.org/abs/2603.24338 |