Cover Image

Causal AI For AMS Circuit Design: Interpretable Parameter Effects Analysis

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Hussain, Mohyeu, Koblah, David, Dizon-Paradis, Reiner, Forte, Domenic
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture Artificial Intelligence Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
by: Mehradfar, Asal, et al.
Published: (2024)

Resource Utilization of Differentiable Logic Gate Networks Deployed on FPGAs
by: Wormald, Stephen, et al.
Published: (2026)

Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
by: Kim, Hyunmog
Published: (2026)

ML For Hardware Design Interpretability: Challenges and Opportunities
by: Baartmans, Raymond, et al.
Published: (2025)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
by: Mehradfar, Asal, et al.
Published: (2025)

Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
by: Gao, Peng, et al.
Published: (2024)

ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
by: Xu, Ning, et al.
Published: (2024)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
by: Baldi, T., et al.
Published: (2026)

Report for NSF Workshop on AI for Electronic Design Automation
by: Chen, Deming, et al.
Published: (2026)

AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
by: Zhang, Ze, et al.
Published: (2026)

Design Rules for Extreme-Edge Scientific Computing on AI Engines
by: Ma, Zhenghua, et al.
Published: (2026)

GTAC: A Generative Transformer for Approximate Circuits
by: Wang, Jingxin, et al.
Published: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

TransPlace: Transferable Circuit Global Placement via Graph Neural Network
by: Hou, Yunbo, et al.
Published: (2025)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
by: Chang, Chen-Chia, et al.
Published: (2024)

LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
by: Chang, Chen-Chia, et al.
Published: (2025)

ConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters
by: Liu, Shiwei, et al.
Published: (2024)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
by: Sun, Bin, et al.
Published: (2025)

AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
by: Ahmadzadeh, Mohsen, et al.
Published: (2025)

NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
by: Read, James, et al.
Published: (2025)

Position Paper: From Edge AI to Adaptive Edge AI
by: Pittorino, Fabrizio, et al.
Published: (2026)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
by: Ahmed, Md Rubel, et al.
Published: (2024)

PVF (Parameter Vulnerability Factor): A Scalable Metric for Understanding AI Vulnerability Against SDCs in Model Parameters
by: Jiao, Xun, et al.
Published: (2024)

Multimodal Chip Physical Design Engineer Assistant
by: Tsai, Yun-Da, et al.
Published: (2025)

Architect in the Loop Agentic Hardware Design and Verification
by: Mohammed, Mubarek
Published: (2025)

AI-Powered Agile Analog Circuit Design and Optimization
by: Hu, Jinhai, et al.
Published: (2025)

Learning to Compare Hardware Designs for High-Level Synthesis
by: Bai, Yunsheng, et al.
Published: (2024)

Evaluating CUDA Tile for AI Workloads on Hopper and Blackwell GPUs
by: Yadav, Divakar Kumar, et al.
Published: (2026)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
by: Meng, Chang, et al.
Published: (2026)

Enabling Physical AI at the Edge: Hardware-Accelerated Recovery of System Dynamics
by: Xu, Bin, et al.
Published: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
by: Zhang, Jiahao, et al.
Published: (2026)

MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
by: Rahman, Tousif, et al.
Published: (2024)

SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
by: Patne, Parth, et al.
Published: (2026)

QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture
by: Prakash, Shvetank, et al.
Published: (2025)

Improving the Performance and Learning Stability of Parallelizable RNNs Designed for Ultra-Low Power Applications
by: Brandoit, Julien, et al.
Published: (2026)

Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
by: Qin, Zongyue, et al.
Published: (2024)

AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations
by: Seo, Jamin, et al.
Published: (2025)

Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need
by: Xue, Runzhen, et al.
Published: (2024)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
by: Wu, Bing-Yue, et al.
Published: (2025)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
by: Sabih, Muhammad, et al.
Published: (2025)