Image de couverture de livre

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Hu, Guangyu, Chen, Chen, Zhou, Xiaofeng, Zhang, Jiaxi, Zhang, Wei, Zhang, Hongce
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
par: Hu, Guangyu, et autres
Publié: (2026)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
par: Miao, Mingkai, et autres
Publié: (2026)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
par: Zhou, Xiaofeng, et autres
Publié: (2026)

BDD2Seq: Enabling Scalable Reversible-Circuit Synthesis via Graph-to-Sequence Learning
par: Miao, Mingkai, et autres
Publié: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
par: Chen, Chen, et autres
Publié: (2025)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
par: Fang, Wenji, et autres
Publié: (2024)

CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations
par: Chen, Xiaoming
Publié: (2024)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
par: Zhou, Zhe, et autres
Publié: (2024)

A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting
par: Ren, Xiangyu, et autres
Publié: (2024)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
par: Wang, Zhao, et autres
Publié: (2021)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
par: Ma, Ruiyang, et autres
Publié: (2025)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
par: Zhang, Zehuan, et autres
Publié: (2024)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
par: Ma, Ruiyang, et autres
Publié: (2025)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
par: Zhang, Kunlong, et autres
Publié: (2025)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
par: Kang, Seungkwan, et autres
Publié: (2026)

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models
par: Xue, Chenhao, et autres
Publié: (2025)

Taming Performance Variability caused by Client-Side Hardware Configuration
par: Antoniou, Georgia, et autres
Publié: (2024)

FPPS: An FPGA-Based Point Cloud Processing System
par: Zhou, Xiaofeng, et autres
Publié: (2026)

Salca: A Sparsity-Aware Hardware Accelerator for Efficient Long-Context Attention Decoding
par: Fan, Wang, et autres
Publié: (2026)

MCPT-Solver: An Monte Carlo Algorithm Solver Using MTJ Devices for Particle Transport Problems
par: Fu, Siqing, et autres
Publié: (2026)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
par: Chen, Yiqi, et autres
Publié: (2025)

ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
par: Zhang, Wenlun, et autres
Publié: (2024)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
par: Zhang, Yipu, et autres
Publié: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
par: Zhu, Jiaying, et autres
Publié: (2026)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
par: Ghaderi, Maedeh, et autres
Publié: (2024)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
par: Liu, Shang, et autres
Publié: (2023)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
par: Fang, Wenji, et autres
Publié: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

A Review of SRAM-based Compute-in-Memory Circuits
par: Yoshioka, Kentaro, et autres
Publié: (2024)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
par: Ho, Chia-Tung, et autres
Publié: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
par: Ren, Yi, et autres
Publié: (2025)

Analog Solver Circuit for Linear Symmetric Positive-Definite Systems at a Complexity Independent of Matrix Size
par: Abdelaleim, Osama, et autres
Publié: (2025)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
par: Zhu, Jingchen, et autres
Publié: (2024)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
par: Zhang, Qijun, et autres
Publié: (2025)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
par: Zhang, Chenguang, et autres
Publié: (2024)

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators
par: Agarwal, Ayushi, et autres
Publié: (2026)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
par: Wang, Chuanzhen, et autres
Publié: (2026)