Synchronous Signal Temporal Logic for Decidable Verification of Cyber-Physical Systems

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Roop, Partha, Chatterjee, Sobhan, Malik, Avinash, Allen, Nathan, Kenwright, Logan
Format:	Preprint
Published:	2026
Subjects:	Formal Languages and Automata Theory Computation and Language
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2603.25531