Cover Image

Generalizable Verilog Modeling Framework for Synchronous and Asynchronous Superconducting Pulse-Based Logic Gates

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Feng, Elisabeth, Aviles, Robert S., Beerel, Peter A.
Format:	Preprint
Published:	2026
Subjects:	Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Optimizing Phase-Scheduling with Throughput Trade-offs in AQFP Digital Circuits
by: Aviles, Robert S., et al.
Published: (2025)

A Joint Optimization of Buffer and Splitter Insertion for Phase-Skipping Adiabatic Quantum-Flux-Parametron Circuits
by: Aviles, Robert S., et al.
Published: (2024)

Delay Balancing with Clock-Follow-Data: Optimizing Area Delay Trade-offs for Robust Rapid Single Flux Quantum Circuits
by: Aviles, Robert S., et al.
Published: (2024)

An Efficient and Scalable Clocking Assignment Algorithm for Multi-Threaded Multi-Phase Single Flux Quantum Circuits
by: Aviles, Robert S., et al.
Published: (2024)

qPRO-AQFP: Post-Routing Optimization of AQFP Circuits with Delay Line Clocking
by: Aviles, Robert S., et al.
Published: (2026)

Pairwise XOR and XNOR Gates in Squeezed Instantaneous Noise Based Logic
by: Kenarangui, Nasir, et al.
Published: (2026)

Which Superconducting Qubit Model is Good Enough? From Effective Two-Level to Circuit-Based Hamiltonians for Pulse-Level Simulation
by: Larssen, Frej, et al.
Published: (2026)

Magnetic Field-Mediated Superconducting Logic
by: Edwards, Alexander J., et al.
Published: (2026)

HyPulse: A Pulse Synthesis Framework for Hybrid Qubit-Oscillator Gates on Trapped-Ion Platform
by: Heris, Masoud Hakimi, et al.
Published: (2026)

Designing Unit Ising Models for Logic Gate Simulation through Integer Linear Programming
by: Tsukiyama, Shunsuke, et al.
Published: (2024)

An Abstract Model and Efficient Routing for Logical Entangling Gates on Zoned Neutral Atom Architectures
by: Stade, Yannick, et al.
Published: (2024)

Enabling data-driven and bidirectional model development in Verilog-A for photonic devices
by: Azhigulov, Dias, et al.
Published: (2024)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
by: Zhang, Xiameng, et al.
Published: (2026)

Scaling up Reversible Logic with HKI Superconducting Inductors
by: DeBenedictis, Erik P.
Published: (2025)

SPICE Modeling of Memcomputing Logic Gates
by: Pershin, Y. V.
Published: (2023)

Asynchronous Neuromorphic Optimization with Lava
by: Snyder, Shay, et al.
Published: (2024)

A Framework for the Design and Realization of Alternative Superconducting Quantum Architectures
by: Kunasaikaran, Jagatheesan, et al.
Published: (2023)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

Experimental Characterization of Hydrodynamic Gating-Based Molecular Communication Transmitter
by: Akyol, Eren, et al.
Published: (2024)

iVAMS 3.0: Hierarchical-Machine-Learning-Metamodel-Integrated Intelligent Verilog-AMS for Ultra-Fast, Accurate Mixed-Signal Design Optimization
by: Mohanty, Saraju P., et al.
Published: (2025)

Closing the Implementation Gap in MC: Fully Chemical Synchronization and Detection for Cellular Receivers
by: Heinlein, Bastian, et al.
Published: (2024)

DBMC-aNOMAly: Asynchronous NOMA with Pilot-Symbol Optimization Protocol for Diffusion-Based Molecular Communication Networks
by: Wietfeld, Alexander, et al.
Published: (2025)

Analog-to-Digital Converter Based on Voltage-controlled Superconducting Device
by: Islam, Md Mazharul, et al.
Published: (2025)

Nonlinear dynamics in neuromorphic photonic networks: physical simulation in Verilog-A
by: Morison, Hugh, et al.
Published: (2024)

SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips
by: Song, Changxu, et al.
Published: (2025)

Spin Wave Threshold Gate
by: Van Zegbroeck, Arne, et al.
Published: (2024)

Energy-Efficient Cryogenic Neuromorphic Network with Superconducting Memristor
by: Islam, Md Mazharul, et al.
Published: (2025)

DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits
by: Liu, Chengjie, et al.
Published: (2025)

Delay-Aware Digital Twin Synchronization in Mobile Edge Networks with Semantic Communications
by: Li, Bin, et al.
Published: (2025)

Impact-Driven Quantum Decomposition for Traffic Zone Partitioning: A Hybrid Gate-Model Framework
by: Ke, Ruimin, et al.
Published: (2026)

Graph-Based Pulse Representation for Diverse Quantum Control Hardware
by: Dalvi, Aniket S., et al.
Published: (2024)

Structure-based Optical Logics Without Using Transistors
by: Lee, Jonghyeon, et al.
Published: (2020)

TLGLock: A New Approach in Logic Locking Using Key-Driven Charge Recycling in Threshold Logic Gates
by: Sahruri, Abdullah, et al.
Published: (2025)

A UAV-Aided Digital Twin Framework for IoT Networks with High Accuracy and Synchronization
by: Khalaf, Ghofran, et al.
Published: (2025)

Stateful Logic In-Memory Using Gain-Cell eDRAM
by: Hoffer, Barak, et al.
Published: (2025)

Ferroelectric FET-based Logic-in-Memory Encoder for Hyperdimensional Computing
by: Chakraborty, Arka, et al.
Published: (2025)

Building Network Digital Twins Part II: Real-Time Adaptive PID for Enhanced State Synchronization
by: Sengendo, John, et al.
Published: (2025)

BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks
by: Bührer, Simon, et al.
Published: (2026)

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Tackling the Challenges of Adding Pulse-level Support to a Heterogeneous HPCQC Software Stack: MQSS Pulse
by: Echavarria, Jorge, et al.
Published: (2025)