Imagen de Portada

Data Gravity and the Energy Limits of Computation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lee, Wonsuk, Bruck, Jehoshua
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture C.0
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Silent Data Corruption by 10x Test Escapes Threatens Reliable Computing
por: Mitra, Subhasish, et al.
Publicado: (2025)

A Comparative Analysis of ARM and x86-64 Laptop-Class Processors: Architecture, Assembly-Level Performance, and Energy Efficiency
por: Özyılmaz, Mustafa Mert
Publicado: (2026)

How long can you sleep? Idle Time System Inefficiencies and Opportunities
por: Antoniou, Georgia, et al.
Publicado: (2025)

Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
por: Kanellopoulos, Konstantinos, et al.
Publicado: (2023)

A Flexible Instruction Set Architecture for Efficient GEMMs
por: Santana, Alexandre de Limas, et al.
Publicado: (2025)

Fast NF4 Dequantization Kernels for Large Language Model Inference
por: Qi, Xiangbo, et al.
Publicado: (2026)

SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts
por: Prabhakar, Raghu, et al.
Publicado: (2024)

Re-thinking Memory-Bound Limitations in CGRAs
por: Liu, Xiangfeng, et al.
Publicado: (2025)

Tekum: Balanced Ternary Tapered Precision Real Arithmetic
por: Hunhold, Laslo
Publicado: (2025)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
por: Kang, Hyun Woo, et al.
Publicado: (2025)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
por: Hunhold, Laslo
Publicado: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
por: Kang, Hyunwoo
Publicado: (2026)

HeTraX: Energy Efficient 3D Heterogeneous Manycore Architecture for Transformer Acceleration
por: Dhingra, Pratyush, et al.
Publicado: (2024)

SoK: Where's the "up"?! A Comprehensive (bottom-up) Study on the Security of Arm Cortex-M Systems
por: Tan, Xi, et al.
Publicado: (2024)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
por: Goswami, Kaustav, et al.
Publicado: (2026)

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
por: Giorgi, Roberto, et al.
Publicado: (2026)

Hourglass Sorting: A novel parallel sorting algorithm and its implementation
por: Bascones, Daniel, et al.
Publicado: (2025)

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection
por: Lefebvre, Martin, et al.
Publicado: (2024)

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI
por: Lefebvre, Martin, et al.
Publicado: (2024)

parti-gem5: gem5's Timing Mode Parallelised
por: Cubero-Cascante, José, et al.
Publicado: (2023)

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
por: Lefebvre, Martin, et al.
Publicado: (2024)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
por: Lefebvre, Martin, et al.
Publicado: (2023)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
por: Gilbert, Michael, et al.
Publicado: (2026)

Towards Greener LLMs: Bringing Energy-Efficiency to the Forefront of LLM Inference
por: Stojkovic, Jovan, et al.
Publicado: (2024)

PG-MDP: Profile-Guided Memory Dependence Prediction for Area-Constrained Cores
por: Panayi, Luke, et al.
Publicado: (2026)

Multi-diseases detection with memristive system on chip
por: Wang, Zihan, et al.
Publicado: (2024)

Insights into DeepSeek-V3: Scaling Challenges and Reflections on Hardware for AI Architectures
por: Zhao, Chenggang, et al.
Publicado: (2025)

Improving Memory Dependence Prediction with Static Analysis
por: Panayi, Luke, et al.
Publicado: (2024)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
por: Andrulis, Tanner, et al.
Publicado: (2024)

An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Weight/Output Stationarity
por: Chauvaux, Nicolas, et al.
Publicado: (2024)

LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference
por: Mo, Zhiwen, et al.
Publicado: (2024)

Mestra: Exploring Migration on Virtualized CGRAs
por: Kyriazis, Agamemnon, et al.
Publicado: (2026)

Energy-Oriented Computing Architecture Simulator for SNN Training
por: Ma, Yunhao, et al.
Publicado: (2025)

Factor Machine: Mixed-signal Architecture for Fine-Grained Graph-Based Computing
por: Dudek, Piotr
Publicado: (2024)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
por: Uenohara, Seiji, et al.
Publicado: (2025)

Investigating Energy Bounds of Analog Compute-in-Memory with Local Normalization
por: Rojkov, Brian, et al.
Publicado: (2026)

Improving Injection-Throttling Mechanisms for Congestion Control for Data-center and Supercomputer Interconnects
por: Olmedilla, Cristina, et al.
Publicado: (2025)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
por: Yoon, Dongho, et al.
Publicado: (2025)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
por: Dhakad, Narendra Singh, et al.
Publicado: (2026)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
por: Vafaei, Jafar, et al.
Publicado: (2024)