Copertina

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Ko, Younghoon, Park, Hyemin, Lee, Hyuk-Jae, Lee, Hyokeun
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Pushing the Memory Bandwidth Wall with CXL-enabled Idle I/O Bandwidth Harvesting
di: Kadiyala, Divya Kiran, et al.
Pubblicazione: (2025)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
di: Gouk, Donghyun, et al.
Pubblicazione: (2025)

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling
di: Xie, Rui, et al.
Pubblicazione: (2025)

Architectural and System Implications of CXL-enabled Tiered Memory
di: Yang, Yujie, et al.
Pubblicazione: (2025)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
di: Wang, Zhao, et al.
Pubblicazione: (2025)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
di: Ko, Seoyoung, et al.
Pubblicazione: (2025)

Scalable Processing-Near-Memory for 1M-Token LLM Inference: CXL-Enabled KV-Cache Management Beyond GPU Limits
di: Kim, Dowon, et al.
Pubblicazione: (2025)

Low-overhead General-purpose Near-Data Processing in CXL Memory Expanders
di: Ham, Hyungkyu, et al.
Pubblicazione: (2024)

PIM-malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures
di: Lee, Dongjae, et al.
Pubblicazione: (2025)

From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation
di: Kwon, Miryeong, et al.
Pubblicazione: (2025)

Octopus: Enhancing CXL Memory Pods via Sparse Topology
di: Zhong, Yuhong, et al.
Pubblicazione: (2025)

LMB: Augmenting PCIe Devices with CXL-Linked Memory Buffer
di: Wang, Jiapin, et al.
Pubblicazione: (2024)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
di: Cheng, Feng, et al.
Pubblicazione: (2025)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
di: Zhang, Haoyang, et al.
Pubblicazione: (2025)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
di: Hong, Jeongmin, et al.
Pubblicazione: (2024)

ProactivePIM: Accelerating Weight-Sharing Embedding Layer with PIM for Scalable Recommendation System
di: Kim, Youngsuk, et al.
Pubblicazione: (2024)

Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
di: Zeng, Jianping, et al.
Pubblicazione: (2025)

A Full-System Simulation Framework for CXL-Based SSD Memory System
di: Wang, Yaohui, et al.
Pubblicazione: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
di: Zhou, Zhe, et al.
Pubblicazione: (2024)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
di: Wang, Yanjing, et al.
Pubblicazione: (2024)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
di: Chen, Yiqi, et al.
Pubblicazione: (2025)

The Case for Persistent CXL switches
di: Hadi, Khan Shaikhul, et al.
Pubblicazione: (2025)

CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
di: Oh, Dongsuk, et al.
Pubblicazione: (2025)

Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA
di: Li, Jindong, et al.
Pubblicazione: (2025)

ICGMM: CXL-enabled Memory Expansion with Intelligent Caching Using Gaussian Mixture Model
di: Chen, Hanqiu, et al.
Pubblicazione: (2024)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
di: Ferry, Corentin, et al.
Pubblicazione: (2024)

In-Memory Computing Architecture for Efficient Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2024)

IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System
di: Seo, Minseok, et al.
Pubblicazione: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
di: Caon, Michele, et al.
Pubblicazione: (2024)

A Scalable FPGA Architecture With Adaptive Memory Utilization for GEMM-Based Operations
di: Petropoulos, Anastasios, et al.
Pubblicazione: (2025)

Scaling Routers with In-Package Optics and High-Bandwidth Memories
di: Keslassy, Isaac, et al.
Pubblicazione: (2026)

Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
di: Dong, Juechu, et al.
Pubblicazione: (2024)

Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators
di: Wang, Ruibao, et al.
Pubblicazione: (2024)

Per-Bank Memory Bandwidth Regulation for Predictable and Performant Real-Time System
di: Sullivan, Connor Rudy, et al.
Pubblicazione: (2026)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
di: Min, Kyeongpil, et al.
Pubblicazione: (2026)

A Novel Extensible Simulation Framework for CXL-Enabled Systems
di: An, Yuda, et al.
Pubblicazione: (2024)

A Scalable FPGA Architecture for Quantum Computing Simulation
di: Belfore II, Lee A.
Pubblicazione: (2024)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
di: Goswami, Kaustav, et al.
Pubblicazione: (2026)

LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference
di: Zheng, Jianing, et al.
Pubblicazione: (2025)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
di: Oliveira, Geraldo F., et al.
Pubblicazione: (2024)