:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Salim, Ahmet Yusuf, Wu, Jianan, Seçkiner, Soner, Elmitwalli, Eslam, Köse, Selçuk, Ignjatovic, Zeljko
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2603.27402
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A Pseudo-random Number Generator for Multi-Sequence Generation with Programmable Statistics
by: Wu, Jianan, et al.
Published: (2024)

SKI-SAT: A CMOS-compatible Hardware for Solving SAT Problems
by: Salim, Ahmet Yusuf, et al.
Published: (2024)

An All-digital 8.6-nJ/Frame 65-nm Tsetlin Machine Image Classification Accelerator
by: Tunheim, Svein Anders, et al.
Published: (2025)

Reed-Muller Error-Correction Code Encoder for SFQ-to-CMOS Interface Circuits
by: Mustafa, Yerzhan, et al.
Published: (2026)

No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory
by: Zhang, Jingyao, et al.
Published: (2025)

Flexible Bit-Truncation Memory for Approximate Applications on the Edge
by: Oswald, William, et al.
Published: (2025)

Big-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing
by: Mallasén, David, et al.
Published: (2023)

Bit-Width-Aware Design Environment for Few-Shot Learning on Edge AI Hardware
by: Kanda, R., et al.
Published: (2026)

MC3: Memory Contention based Covert Channel Communication on Shared DRAM System-on-Chips
by: Dagli, Ismet, et al.
Published: (2024)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
by: Sauter, Philippe, et al.
Published: (2025)

Efficient CMOS Invertible Logic Using Stochastic Computing
by: Smithson, Sean C., et al.
Published: (2026)

CAMformer: Associative Memory is All You Need
by: Molom-Ochir, Tergel, et al.
Published: (2025)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
by: Tain, Benoit, et al.
Published: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
by: Lu, Tsung-Han, et al.
Published: (2025)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

BitMoD: Bit-serial Mixture-of-Datatype LLM Acceleration
by: Chen, Yuzong, et al.
Published: (2024)

Flexi-NeurA: A Configurable Neuromorphic Accelerator with Adaptive Bit-Precision Exploration for Edge SNNs
by: Farahani, Mohammad, et al.
Published: (2026)

A Multi-Stage Potts Machine based on Coupled CMOS Ring Oscillators
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
by: Alorda, Bartomeu, et al.
Published: (2024)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
by: Agosta, Giovanni, et al.
Published: (2025)

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection
by: Lu, Li, et al.
Published: (2025)

Not All Faults Are Equal: Transient-Fault Sensitivity Characterization of an Open-Source RISC-V Vector Cluster
by: Cai, Maoyuan, et al.
Published: (2026)

A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
by: Torrens, Gabriel, et al.
Published: (2024)

Lookup Table-based Multiplication-free All-digital DNN Accelerator Featuring Self-Synchronous Pipeline Accumulation
by: Tagata, Hiroto, et al.
Published: (2025)

From Quarter to All: Accelerating Speculative LLM Decoding via Floating-Point Exponent Remapping and Parameter Sharing
by: Zhao, Yushu, et al.
Published: (2025)

PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference
by: Gu, Yufeng, et al.
Published: (2025)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
by: Woodward, Kieran, et al.
Published: (2025)

Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search
by: Abharian, Sanaz Kazemi, et al.
Published: (2025)

A 9T4R RRAM-Based ACAM for Analogue Template Matching at the Edge
by: Papandroulidakis, Georgios, et al.
Published: (2024)

Changing the Game: The Bounce-Bind Ising Machine
by: Zhang, Haiyang, et al.
Published: (2026)

All-rounder: A Flexible AI Accelerator with Diverse Data Format Support and Morphable Structure for Multi-DNN Processing
by: Noh, Seock-Hwan, et al.
Published: (2023)

Lightweight Error-Correction Code Encoders in Superconducting Electronic Systems
by: Mustafa, Yerzhan, et al.
Published: (2025)

Stab-QRAM: An All-Clifford Quantum Random Access Memory for Special Data
by: Li, Guangyi, et al.
Published: (2025)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
by: Gadde, Deepak Narayan, et al.
Published: (2024)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
by: Van Brandt, Léopold, et al.
Published: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
by: Scheffler, Paul, et al.
Published: (2024)

Speculative Decoding for Verilog: Speed and Quality, All in One
by: Xu, Changran, et al.
Published: (2025)

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
by: Olgun, Ataberk, et al.
Published: (2023)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
by: Jhonsa, Jinesh, et al.
Published: (2025)