Imagen de Portada

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhang, Xinyu, Chao, Zhiteng, Wang, Yonghao, Sun, Bin, Ma, Tianyun, Yang, Tianmeng, Mu, Jianan, Ye, Jing Justin, Li, Huawei
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
por: Chao, Zhiteng, et al.
Publicado: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
por: Tang, Jiaping, et al.
Publicado: (2025)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
por: Tang, Jiaping, et al.
Publicado: (2026)

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation
por: Wang, Yonghao, et al.
Publicado: (2026)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
por: Sun, Bin, et al.
Publicado: (2025)

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
por: Wang, Yonghao, et al.
Publicado: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
por: Tang, Jiaping, et al.
Publicado: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
por: Tang, Jiaping, et al.
Publicado: (2025)

Iterative LLM-Based Assertion Generation Using Syntax-Semantic Representations for Functional Coverage-Guided Verification
por: Wang, Yonghao, et al.
Publicado: (2026)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
por: Lyu, Hongqin, et al.
Publicado: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
por: Lyu, Hongqin, et al.
Publicado: (2025)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
por: Lyu, Hongqin, et al.
Publicado: (2025)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
por: Lyu, Hongqin, et al.
Publicado: (2026)

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
por: Wang, Yonghao, et al.
Publicado: (2026)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
por: Zhang, Jiazheng, et al.
Publicado: (2025)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
por: Ping, Heng, et al.
Publicado: (2026)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
por: Yin, Shuo, et al.
Publicado: (2026)

On the Vulnerability of FHE Computation to Silent Data Corruption
por: Mu, Jianan, et al.
Publicado: (2026)

MixFP4: Enhancing NVFP4 with Adaptive FP4/INT4 Block Representations
por: Zou, Jiaxiang, et al.
Publicado: (2026)

ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis
por: Purini, Suresh, et al.
Publicado: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
por: Hu, Yuchen, et al.
Publicado: (2024)

RTL++: Graph-enhanced LLM for RTL Code Generation
por: Akyash, Mohammad, et al.
Publicado: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
por: Fang, Wenji, et al.
Publicado: (2026)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
por: Liu, Zizhen, et al.
Publicado: (2026)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
por: Ye, Junhao, et al.
Publicado: (2025)

HLSPilot: LLM-based High-Level Synthesis
por: Xiong, Chenwei, et al.
Publicado: (2024)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
por: Chen, Lu, et al.
Publicado: (2025)

Automated Multi-Agent Workflows for RTL Design
por: Bhattaram, Amulya, et al.
Publicado: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
por: Yu, Zhongzhi, et al.
Publicado: (2025)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
por: Li, Chengxi, et al.
Publicado: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
por: Tan, Qinhan, et al.
Publicado: (2024)

Nail: Not Another Fault-Injection Framework for Chisel-generated RTL
por: Sehm, Robin, et al.
Publicado: (2025)

ROVER: RTL Optimization via Verified E-Graph Rewriting
por: Coward, Samuel, et al.
Publicado: (2024)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
por: Chen, Luanrong, et al.
Publicado: (2026)

RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
por: Tsai, Yun-Da, et al.
Publicado: (2023)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
por: Emami, Mahyar, et al.
Publicado: (2023)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)