Image de couverture de livre

AXON: An Automated Netlist Optimization Framework for High-Speed Adders

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Yang, Tiantian, Ren, Xuanle, Wan, Qingdian, Meng, Qi
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
par: Zuo, Dongsheng, et autres
Publié: (2025)

Online Alignment and Addition in Multi-Term Floating-Point Adders
par: Alexandridis, Kosmas, et autres
Publié: (2024)

Floating Point HUB Adder for RISC-V Sargantana Processor
par: Bandera, Gerardo, et autres
Publié: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
par: Bhandari, Jitendra, et autres
Publié: (2024)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
par: Ren, Yi, et autres
Publié: (2025)

Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
par: Balasubramanian, Padmanabhan, et autres
Publié: (2024)

Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
par: Pun, Junius, et autres
Publié: (2025)

Aligning Netlist to Source Code using SynAlign
par: Garg, Sakshi, et autres
Publié: (2025)

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

HALOC-AxA: An Area/-Energy-Efficient Approximate Adder for Image Processing Application
par: Ziad, Hasnain A., et autres
Publié: (2025)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
par: Ranjbar, Ali, et autres
Publié: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
par: Li, Runkai, et autres
Publié: (2025)

Novel Optimized Designs of Modulo $2n+1$ Adder for Quantum Computing
par: Gaur, Bhaskar, et autres
Publié: (2024)

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
par: Xue, Chenhao, et autres
Publié: (2025)

DE-HNN: An effective neural model for Circuit Netlist representation
par: Luo, Zhishang, et autres
Publié: (2024)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
par: Saravanan, Raghul, et autres
Publié: (2025)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
par: Li, Wenkai, et autres
Publié: (2025)

Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
par: Singh, Yashvardhan
Publié: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
par: Zhu, Jiaying, et autres
Publié: (2026)

Novel Efficient Scalable QCA XOR and Full Adder Designs
par: Safaiezadeh, Behrouz, et autres
Publié: (2023)

ArtNet: Hierarchical Clustering-Based Artificial Netlist Generator for ML and DTCO Application
par: Kang, Andrew B. Kahng. Seokhyeong, et autres
Publié: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
par: Qi, Haomin, et autres
Publié: (2025)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
par: Abi-Karam, Stefan, et autres
Publié: (2025)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
par: Dhakad, Narendra Singh, et autres
Publié: (2024)

Noise-Resilient and Reduced Depth Approximate Adders for NISQ Quantum Computing
par: Gaur, Bhaskar, et autres
Publié: (2024)

Automated SVA Generation with LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
par: Mohammad, Sakib, et autres
Publié: (2024)

Schemato -- An LLM for Netlist-to-Schematic Conversion
par: Matsuo, Ryoga, et autres
Publié: (2024)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
par: Li, Chongxiao, et autres
Publié: (2024)

PrefixGPT: Prefix Adder Optimization by a Generative Pre-trained Transformer
par: Ding, Ruogu, et autres
Publié: (2025)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
par: Zhang, Weichuang, et autres
Publié: (2026)

CellE: Automated Standard Cell Library Extension via Equality Saturation
par: Ren, Yi, et autres
Publié: (2026)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
par: Fang, Wenji, et autres
Publié: (2025)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
par: Fang, Wenji, et autres
Publié: (2025)

A Logarithmic Depth Quantum Carry-Lookahead Modulo $(2^n-1)$ Adder
par: Gaur, Bhaskar, et autres
Publié: (2024)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
par: de la Rosa, Miguel Sánchez, et autres
Publié: (2025)

CREATE: Cross-Layer Resilience Characterization and Optimization for Efficient yet Reliable Embodied AI Systems
par: Xie, Tong, et autres
Publié: (2026)

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
par: Zuo, Dongsheng, et autres
Publié: (2024)

Extracting TCPIP Headers at High Speed for the Anonymized Network Traffic Graph Challenge
par: Han, Zhaoyang, et autres
Publié: (2024)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
par: Fu, Siqing, et autres
Publié: (2023)