Image de couverture de livre

RAGnaroX: A Secure, Local-Hosted ChatOps Assistant Using Small Language Models

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Dornauer, Benedikt, Racasan, Mircea-Cristian
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
par: He, Zhuolun, et autres
Publié: (2023)

Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT
par: Vitolo, Paola, et autres
Publié: (2024)

YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
par: Xuan, Zihao, et autres
Publié: (2023)

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
par: Chen, Guojin, et autres
Publié: (2024)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
par: Bazzi, Jinane, et autres
Publié: (2026)

Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog
par: Yao, Bingkun, et autres
Publié: (2024)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
par: Müller, Mika Markus, et autres
Publié: (2024)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
par: Bai, Yunsheng, et autres
Publié: (2025)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
par: Sestito, Cristian, et autres
Publié: (2024)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
par: Valente, Luca, et autres
Publié: (2024)

EDA-Aware RTL Generation with Large Language Models
par: Islam, Mubashir ul, et autres
Publié: (2024)

LP5X-PIM Sim: A High-Fidelity HW/SW Integrated Simulator for LPDDR5X-PIM
par: Cha, SangHoon, et autres
Publié: (2026)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
par: Pinckney, Nathaniel, et autres
Publié: (2024)

Assessing Large Language Models in Generating RTL Design Specifications
par: Huang, Hung-Ming, et autres
Publié: (2025)

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models
par: Xue, Chenhao, et autres
Publié: (2025)

Multimodal Chip Physical Design Engineer Assistant
par: Tsai, Yun-Da, et autres
Publié: (2025)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
par: Kang, Minwoo, et autres
Publié: (2024)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
par: Ho, Chia-Tung, et autres
Publié: (2024)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
par: Chen, Zihao, et autres
Publié: (2025)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
par: Yang, Guang, et autres
Publié: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
par: Wang, Ning, et autres
Publié: (2024)

LUT-LLM: Efficient Large Language Model Inference with Memory-based Computations on FPGAs
par: He, Zifan, et autres
Publié: (2025)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
par: Chen, Chun-Ting, et autres
Publié: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
par: Zhong, Ruizhe, et autres
Publié: (2023)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
par: Liu, Wei-Kai
Publié: (2023)

LLM4SecHW: Leveraging Domain Specific Large Language Model for Hardware Debugging
par: Fu, Weimin, et autres
Publié: (2024)

ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models
par: Lv, Wenhao, et autres
Publié: (2025)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
par: Deng, Chenhui, et autres
Publié: (2024)

FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs
par: Zeng, Shulin, et autres
Publié: (2024)

TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
par: Lee, Jonghun, et autres
Publié: (2026)

TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
par: Moitra, Abhishek, et autres
Publié: (2024)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
par: Jin, Jeongmin, et autres
Publié: (2026)

Production-Grade Local LLM Inference on Apple Silicon: A Comparative Study of MLX, MLC-LLM, Ollama, llama.cpp, and PyTorch MPS
par: Rajesh, Varun, et autres
Publié: (2025)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
par: Bujana, Antonio J., et autres
Publié: (2026)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
par: Kumari, Suruchi, et autres
Publié: (2025)

Classification-Based Automatic HDL Code Generation Using LLMs
par: Sun, Wenhao, et autres
Publié: (2024)

RuC: HDL-Agnostic Rule Completion Benchmark Generation
par: Domingo, Arnau Ayguadé, et autres
Publié: (2026)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
par: Bhandari, Jitendra, et autres
Publié: (2024)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
par: Jiang, Zesong, et autres
Publié: (2024)