Image de couverture de livre

Enabling Deterministic User-Level Interrupts in Real-Time Processors via Hardware Extension

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Yang, Hongbin, Zhang, Huanle, Pan, Runyu
Format:	Preprint
Publié:	2026
Sujets:	Cryptography and Security Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

BETA: Automated Black-box Exploration for Timing Attacks in Processors
par: Chen, Congcong, et autres
Publié: (2024)

History-Aware Trajectory k-Anonymization Using an FPGA-Based Hardware Accelerator for Real-Time Location Services
par: Nakano, Hiroshi, et autres
Publié: (2025)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
par: Kim, Jumin, et autres
Publié: (2025)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
par: Ma, Ruiyang, et autres
Publié: (2025)

Hardware-Friendly Randomization: Enabling Random-Access and Minimal Wiring in FHE Accelerators with Low Total Cost
par: Rosenfeld, Ilan, et autres
Publié: (2026)

Algorithms for Improving the Automatically Synthesized Instruction Set of an Extensible Processor
par: Sovietov, Peter
Publié: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
par: Reimann, Lennart M., et autres
Publié: (2024)

A High Performance and Efficient Post-Quantum Crypto-Processor for FrodoKEM
par: Li, Kai, et autres
Publié: (2026)

Logic Encryption: This Time for Real
par: Karn, Rupesh Raj, et autres
Publié: (2025)

SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing
par: Lyu, Hao, et autres
Publié: (2026)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
par: Elahi, Mehdi, et autres
Publié: (2025)

DejaVuzz: Disclosing Transient Execution Bugs with Dynamic Swappable Memory and Differential Information Flow Tracking assisted Processor Fuzzing
par: Xu, Jinyan, et autres
Publié: (2025)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
par: Imtiaz, Sharjeel, et autres
Publié: (2025)

Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
par: Zhang, Naifeng, et autres
Publié: (2025)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

CryptoSRAM: Enabling High-Throughput Cryptography on MCUs via In-SRAM Computing
par: Zhang, Jingyao, et autres
Publié: (2025)

Security Properties for Open-Source Hardware Designs
par: Rogers, Jayden, et autres
Publié: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
par: Ajmi, Hala, et autres
Publié: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
par: Mishra, Jyotiprakash, et autres
Publié: (2025)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
par: Jeon, Yeonsoo, et autres
Publié: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
par: Ku, Jonathan, et autres
Publié: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
par: Mulhem, Saleh, et autres
Publié: (2024)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
par: Amael, Joshua Tito, et autres
Publié: (2024)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
par: Shivdikar, Kaustubh, et autres
Publié: (2023)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
par: Liu, Yuntao, et autres
Publié: (2023)

Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design
par: Ye, Haojie, et autres
Publié: (2024)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
par: Ahmed, Anees, et autres
Publié: (2024)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
par: Kumari, Ruby, et autres
Publié: (2025)

An Efficient Algorithm for Modulus Operation and Its Hardware Implementation in Prime Number Calculation
par: Wijesinghe, W. A. Susantha
Publié: (2024)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
par: Deutschbein, Calvin, et autres
Publié: (2025)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
par: Zoni, Davide, et autres
Publié: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
par: Eslami, Mohammad, et autres
Publié: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
par: Hsiao, Yao, et autres
Publié: (2024)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
par: Manoni, Simone, et autres
Publié: (2026)

KeyVisor -- A Lightweight ISA Extension for Protected Key Handles with CPU-enforced Usage Policies
par: Schwarz, Fabian, et autres
Publié: (2024)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
par: Yağlıkçı, Abdullah Giray
Publié: (2024)

@NTT: Algorithm-Targeted NTT hardware acceleration via Design-Time Constant Optimization
par: Nabeel, Mohammed, et autres
Publié: (2026)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
par: Son, Seonghun, et autres
Publié: (2025)

GPIR: Enabling Practical Private Information Retrieval with GPUs
par: Ji, Hyesung, et autres
Publié: (2026)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
par: Bhatla, Anubhav, et autres
Publié: (2026)