:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Ai, Chenyang, Zhang, Yixing, Wu, Haoran, Pan, Yudong, Zhao, Lechuan, OU, Wenhui
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2604.04253
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

GTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse
por: Ai, Chenyang, et al.
Publicado: (2024)

PyPIM: Integrating Digital Processing-in-Memory from Microarchitectural Design to Python Tensors
por: Leitersdorf, Orian, et al.
Publicado: (2023)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
por: Daksha, Lohit, et al.
Publicado: (2026)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
por: Wang, Xinyu, et al.
Publicado: (2026)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
por: Rezunov, Evgenii, et al.
Publicado: (2025)

From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU
por: Zhang, Jie, et al.
Publicado: (2026)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
por: Nam, Hwayong, et al.
Publicado: (2024)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
por: Wang, Weiying, et al.
Publicado: (2026)

Benchmarking for Single Feature Attribution with Microarchitecture Cliffs
por: Zhen, Hao, et al.
Publicado: (2026)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
por: Khan, Asif Ali, et al.
Publicado: (2022)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
por: Kim, Dong Eun, et al.
Publicado: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
por: Liu, Yongxiang, et al.
Publicado: (2025)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
por: He, Siyuan, et al.
Publicado: (2025)

Neuro-Photonix: Enabling Near-Sensor Neuro-Symbolic AI Computing on Silicon Photonics Substrate
por: Najafi, Deniz, et al.
Publicado: (2024)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
por: Geng, Haoran, et al.
Publicado: (2024)

Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA
por: Li, Jindong, et al.
Publicado: (2025)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
por: Bolat, Alperen, et al.
Publicado: (2025)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
por: Yu, Jinxin, et al.
Publicado: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
por: Venkatachalam, Shanmuga, et al.
Publicado: (2026)

Evaluating the Effectiveness of Microarchitectural Hardware Fault Detection for Application-Specific Requirements
por: Papadopoulos, Konstantinos-Nikolaos, et al.
Publicado: (2024)

Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
por: Wu, Haoran, et al.
Publicado: (2025)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
por: Caon, Michele, et al.
Publicado: (2024)

Supporting Secured Integration of Microarchitectural Defenses
por: Ramkrishnan, Kartik, et al.
Publicado: (2026)

PacQ: A SIMT Microarchitecture for Efficient Dataflow in Hyper-asymmetric GEMMs
por: Yin, Ruokai, et al.
Publicado: (2025)

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
por: Xie, Rui, et al.
Publicado: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
por: Ren, Haoxiong, et al.
Publicado: (2025)

CHIME: Chiplet-based Heterogeneous Near-Memory Acceleration for Edge Multimodal LLM Inference
por: Chen, Yanru, et al.
Publicado: (2025)

SemanticBBV: A Semantic Signature for Cross-Program Knowledge Reuse in Microarchitecture Simulation
por: Liu, Zhenguo, et al.
Publicado: (2025)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
por: Qian, Xingyue, et al.
Publicado: (2024)

A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
por: Park, Haneul, et al.
Publicado: (2025)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
por: Li, Cong, et al.
Publicado: (2026)

Tao: Re-Thinking DL-based Microarchitecture Simulation
por: Pandey, Santosh, et al.
Publicado: (2024)

Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
por: Kim, Junhwan, et al.
Publicado: (2026)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
por: Zhou, Zhe, et al.
Publicado: (2024)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
por: Xuan, Zihao, et al.
Publicado: (2026)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
por: Pan, Tianwei, et al.
Publicado: (2025)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
por: Yu, Zhongkai, et al.
Publicado: (2026)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
por: Chakraborty, Subhradip, et al.
Publicado: (2026)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
por: Andrulis, Tanner, et al.
Publicado: (2024)