Image de couverture de livre

Rethinking Compute Substrates for 3D-Stacked Near-Memory LLM Decoding: Microarchitecture-Scheduling Co-Design

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Ai, Chenyang, Zhang, Yixing, Wu, Haoran, Pan, Yudong, Zhao, Lechuan, OU, Wenhui
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

GTA: a new General Tensor Accelerator with Better Area Efficiency and Data Reuse
par: Ai, Chenyang, et autres
Publié: (2024)

PyPIM: Integrating Digital Processing-in-Memory from Microarchitectural Design to Python Tensors
par: Leitersdorf, Orian, et autres
Publié: (2023)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
par: Vungarala, Deepak, et autres
Publié: (2025)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
par: Wang, Xinyu, et autres
Publié: (2026)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
par: Daksha, Lohit, et autres
Publié: (2026)

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
par: Rezunov, Evgenii, et autres
Publié: (2025)

From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU
par: Zhang, Jie, et autres
Publié: (2026)

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
par: Wang, Weiying, et autres
Publié: (2026)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
par: Khan, Asif Ali, et autres
Publié: (2022)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
par: Kim, Dong Eun, et autres
Publié: (2025)

Benchmarking for Single Feature Attribution with Microarchitecture Cliffs
par: Zhen, Hao, et autres
Publié: (2026)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
par: Nam, Hwayong, et autres
Publié: (2024)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
par: He, Siyuan, et autres
Publié: (2025)

Neuro-Photonix: Enabling Near-Sensor Neuro-Symbolic AI Computing on Silicon Photonics Substrate
par: Najafi, Deniz, et autres
Publié: (2024)

Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA
par: Li, Jindong, et autres
Publié: (2025)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
par: Liu, Yongxiang, et autres
Publié: (2025)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
par: Venkatachalam, Shanmuga, et autres
Publié: (2026)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
par: Geng, Haoran, et autres
Publié: (2024)

Evaluating the Effectiveness of Microarchitectural Hardware Fault Detection for Application-Specific Requirements
par: Papadopoulos, Konstantinos-Nikolaos, et autres
Publié: (2024)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
par: Wu, Haoran, et autres
Publié: (2025)

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
par: Xie, Rui, et autres
Publié: (2025)

PacQ: A SIMT Microarchitecture for Efficient Dataflow in Hyper-asymmetric GEMMs
par: Yin, Ruokai, et autres
Publié: (2025)

When Pipelined In-Memory Accelerators Meet Spiking Direct Feedback Alignment: A Co-Design for Neuromorphic Edge Computing
par: Ren, Haoxiong, et autres
Publié: (2025)

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V
par: Bolat, Alperen, et autres
Publié: (2025)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
par: Yu, Jinxin, et autres
Publié: (2026)

SemanticBBV: A Semantic Signature for Cross-Program Knowledge Reuse in Microarchitecture Simulation
par: Liu, Zhenguo, et autres
Publié: (2025)

Supporting Secured Integration of Microarchitectural Defenses
par: Ramkrishnan, Kartik, et autres
Publié: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
par: Li, Cong, et autres
Publié: (2026)

A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
par: Park, Haneul, et autres
Publié: (2025)

CHIME: Chiplet-based Heterogeneous Near-Memory Acceleration for Edge Multimodal LLM Inference
par: Chen, Yanru, et autres
Publié: (2025)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
par: Xuan, Zihao, et autres
Publié: (2026)

Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
par: Kim, Junhwan, et autres
Publié: (2026)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
par: Zhou, Zhe, et autres
Publié: (2024)

MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation
par: Qian, Xingyue, et autres
Publié: (2024)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
par: Chakraborty, Subhradip, et autres
Publié: (2026)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
par: Andrulis, Tanner, et autres
Publié: (2024)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
par: Pan, Tianwei, et autres
Publié: (2025)

CoQMoE: Co-Designed Quantization and Computation Orchestration for Mixture-of-Experts Vision Transformer on FPGA
par: Dong, Jiale, et autres
Publié: (2025)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
par: Chen, Sitian, et autres
Publié: (2026)