Copertina

Neuromorphic Computing for Low-Power Artificial Intelligence

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Katti, Keshava, Chaudhari, Pratik, Jariwala, Deep
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ELSA: An ELastic SNN Inference Architecture for Efficient Neuromorphic Computing
di: You, Kang, et al.
Pubblicazione: (2026)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
di: Frank, Gwenevere, et al.
Pubblicazione: (2026)

Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
di: Barocci, Michelangelo, et al.
Pubblicazione: (2026)

The Role of Advanced Computer Architectures in Accelerating Artificial Intelligence Workloads
di: Amin, Shahid, et al.
Pubblicazione: (2025)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
di: Jaswal, Pragun, et al.
Pubblicazione: (2025)

Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)
di: Omidsajedi, Seyed Nima, et al.
Pubblicazione: (2024)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
di: Rinkinen, Mikael, et al.
Pubblicazione: (2024)

Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs
di: Vellaisamy, Prabhu, et al.
Pubblicazione: (2024)

AceleradorSNN: A Neuromorphic Cognitive System Integrating Spiking Neural Networks and DynamicImage Signal Processing on FPGA
di: Gutierrez, Daniel, et al.
Pubblicazione: (2026)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
di: Zhang, Qijun, et al.
Pubblicazione: (2025)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
di: Yousefzadeh, Amirreza
Pubblicazione: (2025)

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations
di: Wang, Dengfeng, et al.
Pubblicazione: (2023)

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
di: Chen, Guojin, et al.
Pubblicazione: (2024)

The Phantom of PCIe: Constraining Generative Artificial Intelligences for Practical Peripherals Trace Synthesizing
di: Huang, Zhibai, et al.
Pubblicazione: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
di: Hu, Jinhai, et al.
Pubblicazione: (2025)

Low-Rank Compression for IMC Arrays
di: Jeon, Kang Eun, et al.
Pubblicazione: (2025)

REASON: Accelerating Probabilistic Logical Reasoning for Scalable Neuro-Symbolic Intelligence
di: Wan, Zishen, et al.
Pubblicazione: (2026)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
di: Zhu, Xiaolei, et al.
Pubblicazione: (2025)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
di: Jiang, Zesong, et al.
Pubblicazione: (2024)

HyperSense: Hyperdimensional Intelligent Sensing for Energy-Efficient Sparse Data Processing
di: Yun, Sanggeon, et al.
Pubblicazione: (2024)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

Computing-In-Memory Dataflow for Minimal Buffer Traffic
di: Song, Choongseok, et al.
Pubblicazione: (2025)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
di: Nau, Simon, et al.
Pubblicazione: (2025)

Governance at the Edge of Architecture: Regulating NeuroAI and Neuromorphic Systems
di: Kashif, Afifah, et al.
Pubblicazione: (2026)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
di: Ping, Heng, et al.
Pubblicazione: (2026)

Estimation of Energy-dissipation Lower-bounds for Neuromorphic Learning-in-memory
di: Chen, Zihao, et al.
Pubblicazione: (2024)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
di: Zuo, Dongsheng, et al.
Pubblicazione: (2025)

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
di: He, Zhuolun, et al.
Pubblicazione: (2023)

3D Guard-Layer: An Integrated Agentic AI Safety System for Edge Artificial Intelligence
di: Kurshan, Eren, et al.
Pubblicazione: (2025)

Efficient Deployment of CNN Models on Multiple In-Memory Computing Units
di: Bougioukou, Eleni, et al.
Pubblicazione: (2025)

Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs
di: Zhu, Zhantong, et al.
Pubblicazione: (2025)

HH-PIM: Dynamic Optimization of Power and Performance with Heterogeneous-Hybrid PIM for Edge AI Devices
di: Jeon, Sangmin, et al.
Pubblicazione: (2025)

A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
di: Jhonsa, Jinesh, et al.
Pubblicazione: (2025)

KANtize: Exploring Low-bit Quantization of Kolmogorov-Arnold Networks for Efficient Inference
di: Errabii, Sohaib, et al.
Pubblicazione: (2026)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
di: Meng, Chang, et al.
Pubblicazione: (2026)

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
di: Mousavi, Soudabeh, et al.
Pubblicazione: (2024)

TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
di: Moitra, Abhishek, et al.
Pubblicazione: (2024)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
di: Müller, Mika Markus, et al.
Pubblicazione: (2024)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
di: Vellaisamy, Prabhu, et al.
Pubblicazione: (2026)