:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Raman, Siddhartha Raman Sundara, Ma, Siyuan, John, Lizy Kurian
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2604.04773
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

Emerging memory technologies at room/cryogenic temperature
by: Raman, Siddhartha Raman Sundara
Published: (2026)

ABI: A tightly integrated, unified, sparsity-aware, reconfigurable, compute near-register file/cache GPU architecture with light-weight softmax for deep learning, linear algebra, and Ising compute
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
by: Ma, Siyuan, et al.
Published: (2025)

Shifting in-DRAM
by: Tegge, William C., et al.
Published: (2026)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
by: Lu, Tsung-Han, et al.
Published: (2026)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
by: Olgun, Ataberk, et al.
Published: (2022)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
by: Canpolat, Oğuzhan, et al.
Published: (2025)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
by: Khan, Asif Ali, et al.
Published: (2024)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
by: Yuksel, Ismail Emir, et al.
Published: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
by: Tirumalasetty, Chandrahas, et al.
Published: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
by: Babaie, Maryam, et al.
Published: (2024)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
by: Zhou, Ranyang, et al.
Published: (2024)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
by: Shin, Yongwon, et al.
Published: (2024)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
by: Cai, Jingwei, et al.
Published: (2025)

Corrigendum to: A Systematic Study of DDR4 DRAM Faults in the Field
by: Beigi, Majed Valad, et al.
Published: (2024)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
by: Hassan, Hasan, et al.
Published: (2022)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
by: Patel, Minesh, et al.
Published: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
by: Hong, Jeongmin, et al.
Published: (2024)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
by: Li, Ruihao, et al.
Published: (2026)

Membrane: Accelerating Database Analytics with Bank-Level DRAM-PIM Filtering
by: Shekar, Akhil, et al.
Published: (2025)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
by: Olgun, Ataberk, et al.
Published: (2022)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
by: Hong, Junguk, et al.
Published: (2026)

Shared-PIM: Enabling Concurrent Computation and Data Flow for Faster Processing-in-DRAM
by: Mamdouh, Ahmed, et al.
Published: (2024)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
by: Li, Cong, et al.
Published: (2026)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
by: Yağlıkçı, Abdullah Giray
Published: (2024)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
by: Li, Cong, et al.
Published: (2026)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
by: Lu, Tsung-Han, et al.
Published: (2025)

RowPress Vulnerability in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2024)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
by: Yang, Simei, et al.
Published: (2025)

System-Technology Co-Optimization of Bitline Routing and Bonding Pathways in Monolithic 3D DRAM Architectures
by: Lee, Kiseok, et al.
Published: (2026)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
by: Wi, Minbok, et al.
Published: (2025)

Low-Power Encoding for PAM-3 DRAM Bus
by: Nam, Jonghyeon, et al.
Published: (2024)

IMSSA: Deploying modern state-space models on memristive in-memory compute hardware
by: Siegel, Sebastian, et al.
Published: (2024)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
by: Kim, Jae-Young, et al.
Published: (2025)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
by: Cai, Victor, et al.
Published: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
by: Qureshi, Moinuddin, et al.
Published: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2023)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)