Image de couverture de livre

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Raman, Siddhartha Raman Sundara, Ma, Siyuan, John, Lizy Kurian
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Emerging memory technologies at room/cryogenic temperature
par: Raman, Siddhartha Raman Sundara
Publié: (2026)

ABI: A tightly integrated, unified, sparsity-aware, reconfigurable, compute near-register file/cache GPU architecture with light-weight softmax for deep learning, linear algebra, and Ising compute
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
par: Ma, Siyuan, et autres
Publié: (2025)

Shifting in-DRAM
par: Tegge, William C., et autres
Publié: (2026)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2026)

Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture
par: Olgun, Ataberk, et autres
Publié: (2022)

EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques
par: Canpolat, Oğuzhan, et autres
Publié: (2025)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
par: Khan, Asif Ali, et autres
Publié: (2024)

Exploring DRAM Cache Prefetching for Pooled Memory
par: Tirumalasetty, Chandrahas, et autres
Publié: (2024)

TDRAM: Tag-enhanced DRAM for Efficient Caching
par: Babaie, Maryam, et autres
Publié: (2024)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
par: Shin, Yongwon, et autres
Publié: (2024)

PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
par: Yuksel, Ismail Emir, et autres
Publié: (2025)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
par: Cai, Jingwei, et autres
Publié: (2025)

Corrigendum to: A Systematic Study of DDR4 DRAM Faults in the Field
par: Beigi, Majed Valad, et autres
Publié: (2024)

Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
par: Patel, Minesh, et autres
Publié: (2024)

Bandwidth-Effective DRAM Cache for GPUs with Storage-Class Memory
par: Hong, Jeongmin, et autres
Publié: (2024)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
par: Zhou, Ranyang, et autres
Publié: (2024)

Membrane: Accelerating Database Analytics with Bank-Level DRAM-PIM Filtering
par: Shekar, Akhil, et autres
Publié: (2025)

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations
par: Hassan, Hasan, et autres
Publié: (2022)

LOCALUT: Harnessing Capacity-Computation Tradeoffs for LUT-Based Inference in DRAM-PIM
par: Hong, Junguk, et autres
Publié: (2026)

Shared-PIM: Enabling Concurrent Computation and Data Flow for Faster Processing-in-DRAM
par: Mamdouh, Ahmed, et autres
Publié: (2024)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
par: Li, Cong, et autres
Publié: (2026)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
par: Li, Cong, et autres
Publié: (2026)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2025)

SPEC CPU2026: Characterization, Representativeness, and Cross-Suite Comparison
par: Li, Ruihao, et autres
Publié: (2026)

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips
par: Olgun, Ataberk, et autres
Publié: (2022)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
par: Yang, Simei, et autres
Publié: (2025)

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips
par: Yağlıkçı, Abdullah Giray
Publié: (2024)

System-Technology Co-Optimization of Bitline Routing and Bonding Pathways in Monolithic 3D DRAM Architectures
par: Lee, Kiseok, et autres
Publié: (2026)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
par: Kim, Jae-Young, et autres
Publié: (2025)

DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM
par: Cai, Victor, et autres
Publié: (2025)

RowPress Vulnerability in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2024)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
par: Wi, Minbok, et autres
Publié: (2025)

Low-Power Encoding for PAM-3 DRAM Bus
par: Nam, Jonghyeon, et autres
Publié: (2024)

IMSSA: Deploying modern state-space models on memristive in-memory compute hardware
par: Siegel, Sebastian, et autres
Publié: (2024)

Virtual memory for real-time systems using hPMP
par: Walluszik, Konrad, et autres
Publié: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
par: Qureshi, Moinuddin, et autres
Publié: (2024)

RowPress: Amplifying Read Disturbance in Modern DRAM Chips
par: Luo, Haocong, et autres
Publié: (2023)