Copertina

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Chen, Xingzhen, Zhuang, Jinming, Yang, Zhuoping, Ji, Shixin, Schultz, Sarah, Dong, Zheng, Shi, Weisong, Zhou, Peipei
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

PHAROS: Pipelined Heterogeneous Accelerators for Real-time Safety-critical Systems With Deadline Compliance
di: Ji, Shixin, et al.
Pubblicazione: (2026)

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
di: Yang, Zhuoping, et al.
Pubblicazione: (2023)

To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
di: Zhuang, Jinming, et al.
Pubblicazione: (2024)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
di: Zhao, Shixin, et al.
Pubblicazione: (2025)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
di: Lu, Jinming, et al.
Pubblicazione: (2025)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2024)

All-rounder: A Flexible AI Accelerator with Diverse Data Format Support and Morphable Structure for Multi-DNN Processing
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2023)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

Reconfigurable Stream Network Architecture
di: Wang, Chengyue, et al.
Pubblicazione: (2024)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
di: Chen, Bo-Yu, et al.
Pubblicazione: (2025)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
di: Li, Tenglong, et al.
Pubblicazione: (2024)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
di: Petropoulos, Anastasios, et al.
Pubblicazione: (2025)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
di: Xuan, Wei, et al.
Pubblicazione: (2025)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
di: Jia, Shuao, et al.
Pubblicazione: (2025)

Energy-Aware Heterogeneous Federated Learning via Approximate DNN Accelerators
di: Pfeiffer, Kilian, et al.
Pubblicazione: (2024)

Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
di: Panteleaki, Aikaterini Maria, et al.
Pubblicazione: (2025)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
di: Ando, Takuto, et al.
Pubblicazione: (2025)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
di: Prabhu, Kartik, et al.
Pubblicazione: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

Real Time Evolvable Hardware for Optimal Reconfiguration of Cusp-Like Pulse Shapers
di: Lanchares, Juan, et al.
Pubblicazione: (2024)

VIKIN: A Reconfigurable Accelerator for KANs and MLPs with Two-Stage Sparsity Support
di: Ou, Wenhui, et al.
Pubblicazione: (2026)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
di: Cherezova, Natalia, et al.
Pubblicazione: (2025)

HaShiFlex: A High-Throughput Hardened Shifter DNN Accelerator with Fine-Tuning Flexibility
di: Herbst, Jonathan, et al.
Pubblicazione: (2025)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2025)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
di: Cai, Jingwei, et al.
Pubblicazione: (2025)

LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs
di: Xu, Han, et al.
Pubblicazione: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
di: Qi, Yingjie, et al.
Pubblicazione: (2025)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
di: Das, Abhijit, et al.
Pubblicazione: (2022)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
di: Tyagi, Abhishek, et al.
Pubblicazione: (2022)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
di: Li, Shangkun, et al.
Pubblicazione: (2026)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

High Utilization Energy-Aware Real-Time Inference Deep Convolutional Neural Network Accelerator
di: Lin, Kuan-Ting, et al.
Pubblicazione: (2025)

TSB: Tiny Shared Block for Efficient DNN Deployment on NVCIM Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2024)

UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
di: Chen, Sitian, et al.
Pubblicazione: (2024)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
di: Shi, Shangyi, et al.
Pubblicazione: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
di: Ren, Yi, et al.
Pubblicazione: (2025)