From LLM to Silicon: RL-Driven ASIC Architecture Exploration for On-Device AI Inference

Documenti analoghi

• Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
  di: Ganti, Ravindra, et al.
  Pubblicazione: (2025)
• MPM-LLM4DSE: Reaching the Pareto Frontier in HLS with Multimodal Learning and LLM-Driven Exploration
  di: Xu, Lei, et al.
  Pubblicazione: (2026)
• On-Device Qwen2.5: Efficient LLM Inference with Model Compression and Hardware Acceleration
  di: Xiang, Maoyang, et al.
  Pubblicazione: (2025)
• AI Accelerators for Large Language Model Inference: Architecture Analysis and Scaling Strategies
  di: Sharma, Amit
  Pubblicazione: (2025)
• SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs
  di: Zhang, Jintao, et al.
  Pubblicazione: (2026)