Image de couverture de livre

From Indiscriminate to Targeted: Efficient RTL Verification via Functionally Key Signal-Driven LLM Assertion Generation

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Wang, Yonghao, Lyu, Hongqin, Chen, Boling, Bao, MinYang, Ding, Wenchao, Gu, Feng, Chao, Zhiteng, Mu, Jianan, Shi, Kan, Wang, Tiancheng, Li, Huawei
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
par: Wang, Yonghao, et autres
Publié: (2025)

Arcane: An Assertion Reduction Framework through Semantic Clustering and MCTS-Guided Rule Exploring
par: Lyu, Hongqin, et autres
Publié: (2026)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
par: Lyu, Hongqin, et autres
Publié: (2025)

AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
par: Lyu, Hongqin, et autres
Publié: (2025)

Iterative LLM-Based Assertion Generation Using Syntax-Semantic Representations for Functional Coverage-Guided Verification
par: Wang, Yonghao, et autres
Publié: (2026)

AssertGen: Enhancement of LLM-aided Assertion Generation through Cross-Layer Signal Bridging
par: Lyu, Hongqin, et autres
Publié: (2025)

CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations
par: Wang, Yonghao, et autres
Publié: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
par: Chao, Zhiteng, et autres
Publié: (2025)

Extend IVerilog to Support Batch RTL Fault Simulation
par: Tang, Jiaping, et autres
Publié: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
par: Zhang, Xinyu, et autres
Publié: (2026)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
par: Tang, Jiaping, et autres
Publié: (2026)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
par: Maddala, Karthik, et autres
Publié: (2024)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
par: Sun, Bin, et autres
Publié: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

Spec2Assertion: Automatic Pre-RTL Assertion Generation using Large Language Models with Progressive Regularization
par: Wu, Fenghua, et autres
Publié: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
par: Tang, Jiaping, et autres
Publié: (2025)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
par: Zhou, Jie, et autres
Publié: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
par: Hu, Yuchen, et autres
Publié: (2024)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
par: Mashnoor, Nowfel, et autres
Publié: (2026)

Using LLMs to Facilitate Formal Verification of RTL
par: Orenes-Vera, Marcelo, et autres
Publié: (2023)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

STELLAR: Structure-guided LLM Assertion Retrieval and Generation for Formal Verification
par: Rajabi, Saeid, et autres
Publié: (2025)

AIvril: AI-Driven RTL Generation With Verification In-The-Loop
par: Islam, Mubashir ul, et autres
Publié: (2024)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
par: Ye, Junhao, et autres
Publié: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
par: Ye, Junhao, et autres
Publié: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
par: Chen, Lu, et autres
Publié: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

Understanding and Mitigating Errors of LLM-Generated RTL Code
par: Zhang, Jiazheng, et autres
Publié: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
par: Zhong, Yang, et autres
Publié: (2025)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
par: Yin, Shuo, et autres
Publié: (2026)

On the Vulnerability of FHE Computation to Silent Data Corruption
par: Mu, Jianan, et autres
Publié: (2026)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
par: Chang, Fu-Chieh, et autres
Publié: (2026)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
par: Zhao, Yujie, et autres
Publié: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
par: Liu, Shang, et autres
Publié: (2025)

SVAgent: AI Agent for Hardware Security Verification Assertion
par: Guo, Rui, et autres
Publié: (2025)

FormalRTL: Verified RTL Synthesis at Scale
par: Li, Kezhi, et autres
Publié: (2026)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
par: Huo, Juncheng, et autres
Publié: (2025)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
par: Fang, Wenji, et autres
Publié: (2026)