MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs
Fuente:
arXiv
Guardado en:
| Autores principales: | Russo, Enrico, Hamdi, Mohamed Amine, Ottaviano, Alessandro, Conti, Francesco, Garofalo, Angelo, Pagliari, Daniele Jahier, Palesi, Maurizio, Benini, Luca, Burrello, Alessio |
|---|---|
| Formato: | Preprint |
| Publicado: |
2026
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
por: Conti, Francesco, et al.
Publicado: (2024)
por: Conti, Francesco, et al.
Publicado: (2024)
Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
por: Jung, Victor J. B., et al.
Publicado: (2025)
por: Jung, Victor J. B., et al.
Publicado: (2025)
Optimizing DNN Inference on Multi-Accelerator SoCs at Training-time
por: Risso, Matteo, et al.
Publicado: (2024)
por: Risso, Matteo, et al.
Publicado: (2024)
Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
por: Koenig, Cyril, et al.
Publicado: (2025)
por: Koenig, Cyril, et al.
Publicado: (2025)
Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
por: Carpentieri, Nicolò, et al.
Publicado: (2024)
por: Carpentieri, Nicolò, et al.
Publicado: (2024)
TOP: Towards Open & Predictable Heterogeneous SoCs
por: Valente, Luca, et al.
Publicado: (2024)
por: Valente, Luca, et al.
Publicado: (2024)
Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
por: Das, Abhijit, et al.
Publicado: (2022)
por: Das, Abhijit, et al.
Publicado: (2022)
Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)
Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
por: Rogenmoser, Michael, et al.
Publicado: (2026)
por: Rogenmoser, Michael, et al.
Publicado: (2026)
A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
por: Garofalo, Angelo, et al.
Publicado: (2025)
por: Garofalo, Angelo, et al.
Publicado: (2025)
Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated Deployment Flow
por: Wiese, Philip, et al.
Publicado: (2024)
por: Wiese, Philip, et al.
Publicado: (2024)
A Flexible Template for Edge Generative AI with High-Accuracy Accelerated Softmax & GELU
por: Belano, Andrea, et al.
Publicado: (2024)
por: Belano, Andrea, et al.
Publicado: (2024)
Integrating SystemC-AMS Power Modeling with a RISC-V ISS for Virtual Prototyping of Battery-operated Embedded Devices
por: Hamdi, Mohamed Amine, et al.
Publicado: (2024)
por: Hamdi, Mohamed Amine, et al.
Publicado: (2024)
vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
por: Zelioli, Enrico, et al.
Publicado: (2024)
por: Zelioli, Enrico, et al.
Publicado: (2024)
Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
por: Barocci, Michelangelo, et al.
Publicado: (2026)
por: Barocci, Michelangelo, et al.
Publicado: (2026)
Deeploy: Enabling Energy-Efficient Deployment of Small Language Models On Heterogeneous Microcontrollers
por: Scherer, Moritz, et al.
Publicado: (2024)
por: Scherer, Moritz, et al.
Publicado: (2024)
CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
por: Reinwardt, Christopher, et al.
Publicado: (2025)
por: Reinwardt, Christopher, et al.
Publicado: (2025)
CHAOS: Controlled Hardware fAult injectOr System for gem5
por: Vinciguerra, Elio, et al.
Publicado: (2026)
por: Vinciguerra, Elio, et al.
Publicado: (2026)
TrainDeeploy: Hardware-Accelerated Parameter-Efficient Fine-Tuning of Small Transformer Models at the Extreme Edge
por: Wang, Run, et al.
Publicado: (2026)
por: Wang, Run, et al.
Publicado: (2026)
SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
por: Fuchs, Marvin, et al.
Publicado: (2025)
por: Fuchs, Marvin, et al.
Publicado: (2025)
Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
por: Vanoni, Axel, et al.
Publicado: (2026)
por: Vanoni, Axel, et al.
Publicado: (2026)
Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
por: Potocnik, Viviane, et al.
Publicado: (2024)
por: Potocnik, Viviane, et al.
Publicado: (2024)
HW-SW Optimization of DNNs for Privacy-preserving People Counting on Low-resolution Infrared Arrays
por: Risso, Matteo, et al.
Publicado: (2024)
por: Risso, Matteo, et al.
Publicado: (2024)
Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
por: Liang, Chaoqun, et al.
Publicado: (2025)
por: Liang, Chaoqun, et al.
Publicado: (2025)
A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
por: Curzel, Serena, et al.
Publicado: (2023)
por: Curzel, Serena, et al.
Publicado: (2023)
A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
por: Montanaro, Gabriele, et al.
Publicado: (2024)
por: Montanaro, Gabriele, et al.
Publicado: (2024)
Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
por: Prasad, Arpan Suravi, et al.
Publicado: (2023)
por: Prasad, Arpan Suravi, et al.
Publicado: (2023)
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)
por: Valente, Luca, et al.
Publicado: (2022)
AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems
por: Benz, Thomas, et al.
Publicado: (2025)
por: Benz, Thomas, et al.
Publicado: (2025)
A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
por: Valente, Luca, et al.
Publicado: (2024)
por: Valente, Luca, et al.
Publicado: (2024)
SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
por: Rogenmoser, Michael, et al.
Publicado: (2024)
por: Rogenmoser, Michael, et al.
Publicado: (2024)
A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems
por: Liang, Chaoqun, et al.
Publicado: (2024)
por: Liang, Chaoqun, et al.
Publicado: (2024)
relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
por: Rogenmoser, Michael, et al.
Publicado: (2025)
por: Rogenmoser, Michael, et al.
Publicado: (2025)
O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
por: Cammarata, Danilo, et al.
Publicado: (2026)
por: Cammarata, Danilo, et al.
Publicado: (2026)
XDMA: A Distributed, Extensible DMA Architecture for Layout-Flexible Data Movements in Heterogeneous Multi-Accelerator SoCs
por: Kong, Fanchen, et al.
Publicado: (2025)
por: Kong, Fanchen, et al.
Publicado: (2025)
A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
por: Silvano, Cristina, et al.
Publicado: (2023)
por: Silvano, Cristina, et al.
Publicado: (2023)
VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers
por: Wang, Run, et al.
Publicado: (2025)
por: Wang, Run, et al.
Publicado: (2025)
VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
por: Wipfli, Max, et al.
Publicado: (2026)
por: Wipfli, Max, et al.
Publicado: (2026)
IMS: Intelligent Hardware Monitoring System for Secure SoCs
por: Foudhaili, Wadid, et al.
Publicado: (2026)
por: Foudhaili, Wadid, et al.
Publicado: (2026)
Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
por: Scheffler, Paul, et al.
Publicado: (2024)
por: Scheffler, Paul, et al.
Publicado: (2024)
Ejemplares similares
-
Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
por: Conti, Francesco, et al.
Publicado: (2024) -
Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
por: Jung, Victor J. B., et al.
Publicado: (2025) -
Optimizing DNN Inference on Multi-Accelerator SoCs at Training-time
por: Risso, Matteo, et al.
Publicado: (2024) -
Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
por: Koenig, Cyril, et al.
Publicado: (2025) -
Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
por: Carpentieri, Nicolò, et al.
Publicado: (2024)