Cover Image

Compiler Framework for Directional Transport in Zoned Neutral Atom Systems with AOD Assistance: A Hybrid Remote CZ Approach

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Kong, Lingyi, Huang, Chen, Zhang, Zhemin, Zhou, Yidong, Ren, Xiangyu, Li, Shaochen, Liang, Zhiding
Format:	Preprint
Published:	2026
Subjects:	Quantum Physics Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A Scalable and Robust Compilation Framework for Emitter-Photonic Graph State
by: Ren, Xiangyu, et al.
Published: (2025)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
by: Zhong, Ming, et al.
Published: (2025)

Tackling Coherent Noise in Quantum Computing via Cross-Layer Compiler Optimization
by: Ren, Xiangyu, et al.
Published: (2024)

Suppressing the Erasure Error of Fusion Operation in Photonic Quantum Computing
by: Ren, Xiangyu, et al.
Published: (2026)

Parallax: A Compiler for Neutral Atom Quantum Computers under Hardware Constraints
by: Ludmir, Jason, et al.
Published: (2024)

Atomique: A Quantum Compiler for Reconfigurable Neutral Atom Arrays
by: Wang, Hanrui, et al.
Published: (2023)

Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers
by: Winklmann, Jonas, et al.
Published: (2026)

Efficient Image Reconstruction Architecture for Neutral Atom Quantum Computing
by: Winklmann, Jonas, et al.
Published: (2026)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
by: Chen, Paul, et al.
Published: (2026)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
by: Ganti, Ravindra, et al.
Published: (2025)

ConiQ: Enabling Concatenated Quantum Error Correction on Neutral Atom Arrays
by: Liu, Pengyu, et al.
Published: (2025)

A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting
by: Ren, Xiangyu, et al.
Published: (2024)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
by: Guan, Yue, et al.
Published: (2026)

CODO: An Automated Compiler for Comprehensive Dataflow Optimization
by: Zhang, Weichuang, et al.
Published: (2026)

Compilation and Execution of an Embeddable YOLO-NAS on the VTA
by: Faure-Gignoux, Anthony, et al.
Published: (2026)

Revet: A Language and Compiler for Dataflow Threads
by: Rucker, Alexander, et al.
Published: (2023)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
by: Li, Shangkun, et al.
Published: (2026)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
by: Shahawy, Mohamed, et al.
Published: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
by: Mazouz, Alaa, et al.
Published: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
by: Sun, Xiaotian, et al.
Published: (2024)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
by: Ren, Yi, et al.
Published: (2025)

Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
by: Liang, Chaoqun, et al.
Published: (2025)

Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers
by: Yarzada, Sabrina, et al.
Published: (2026)

Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices
by: Zang, Zhenya, et al.
Published: (2023)

Efficient Page Migration in Hybrid Memory Systems
by: Upasna, et al.
Published: (2026)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
by: Zhou, Yiqi, et al.
Published: (2026)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
by: Xie, Jiahan, et al.
Published: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
by: Zhao, Shixin, et al.
Published: (2025)

A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats
by: Cheng, Jianyi, et al.
Published: (2023)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
by: Bagashvili, Teona, et al.
Published: (2025)

ConZone+: Practical Zoned Flash Storage Emulation for Consumer Devices
by: Yu, Dingcui, et al.
Published: (2025)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
by: Li, Yiwei, et al.
Published: (2024)

CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
by: Khan, Asif Ali, et al.
Published: (2022)

HERO-Sign: Hierarchical Tuning and Efficient Compiler-Time GPU Optimizations for SPHINCS+ Signature Generation
by: Zhou, Yaoyun, et al.
Published: (2025)

Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing
by: Guo, Xiaorang, et al.
Published: (2024)

Genesis: A Compiler Framework for Hamiltonian Simulation on Hybrid CV-DV Quantum Computers
by: Chen, Zihan, et al.
Published: (2025)

Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
by: Iff, Patrick, et al.
Published: (2026)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
by: Yang, Tiantian, et al.
Published: (2026)

H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention
by: Alexandridis, Kosmas, et al.
Published: (2025)

SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
by: Diao, Haikang, et al.
Published: (2025)