Cover Image

CMOS-integrated superparamagnetic tunnel junction-based p-bit

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yoon, Ju-Young, Cacoilo, Nuno, Madhavan, Advait, McClelland, Jabez J., Kanai, Shun, Ohno, Hideo, Fukami, Shunsuke, Borders, William A.
Format:	Preprint
Published:	2026
Subjects:	Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Sampling from exponential distributions in the time domain with superparamagnetic tunnel junctions
by: Adeyeye, Temitayo N., et al.
Published: (2024)

Mutual control of stochastic switching for two electrically coupled superparamagnetic tunnel junctions
by: Talatchian, Philippe, et al.
Published: (2021)

Measurement-driven neural-network training for integrated magnetic tunnel junction arrays
by: Borders, William A., et al.
Published: (2023)

Size dependence of the properties of synthetic-antiferromagnet-based stochastic magnetic tunnel junctions for probabilistic computing
by: Kinoshita, Takuma, et al.
Published: (2025)

Double-Free-Layer Stochastic Magnetic Tunnel Junctions with Synthetic Antiferromagnets
by: Selcuk, Kemal, et al.
Published: (2023)

Measurement-driven Langevin modeling of superparamagnetic tunnel junctions
by: Pocher, Liam A., et al.
Published: (2024)

CMOS + stochastic nanomagnets: heterogeneous computers for probabilistic inference and learning
by: Singh, Nihal Sanjay, et al.
Published: (2023)

Dynamical control of random telegraph noise in magnetic tunnel junctions
by: Elyasi, Mehrdad, et al.
Published: (2025)

Layer Ensemble Averaging for Improving Memristor-Based Artificial Neural Network Performance
by: Yousuf, Osama, et al.
Published: (2024)

Voltage-insensitive stochastic magnetic tunnel junctions with double free layers
by: Ota, Rikuto, et al.
Published: (2024)

ReRAM/CMOS Array Integration and Characterization via Design of Experiments
by: Imtiaz Hossen, et al.
Published: (2025)

Entropy-Assisted Nanosecond stochastic operation in perpendicular superparamagnetic tunnel junctions
by: Soumah, Lucile, et al.
Published: (2024)

Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory
by: Lv, Yang, et al.
Published: (2025)

A design of magnetic tunnel junctions for the deployment of neuromorphic hardware for edge computing
by: Rodrigues, Davi, et al.
Published: (2024)

Effect of nonlinear magnon interactions on the stochastic magnetization switching
by: Elyasi, Mehrdad, et al.
Published: (2024)

A Unified Performance-Cost Landscape of Parallel p-bit Ising Machines Based on Update Dynamics
by: Onizawa, Naoya, et al.
Published: (2026)

CMOS 2.0 -- Redefining the Future of Scaling
by: Brunion, Moritz, et al.
Published: (2025)

Hybrid CMOS/Memristor Circuit Design Methodology
by: Maheshwari, Sachin, et al.
Published: (2020)

Experimental demonstration of an integrated on-chip p-bit core utilizing stochastic Magnetic Tunnel Junctions and 2D-MoS2 FETs
by: Daniel, John, et al.
Published: (2023)

Spintronic memristors for computing
by: Shao, Qiming, et al.
Published: (2021)

Evaluation of High-Speed Universal Shift Register with 4-bit ALU
by: Kabir, Md Shahriar, et al.
Published: (2025)

Stochastic logic in biased coupled photonic probabilistic bits
by: Horodynski, Michael, et al.
Published: (2024)

Enhanced Convergence in p-bit Based Simulated Annealing with Partial Deactivation for Large-Scale Combinatorial Optimization Problems
by: Onizawa, Naoya, et al.
Published: (2026)

Extractive summarization on a CMOS Ising machine
by: Zeng, Ziqing, et al.
Published: (2026)

Fused-MemBrain: a spiking processor combining CMOS and self-assembled memristive networks
by: Cipollini, Davide, et al.
Published: (2024)

Toward Practical Benchmarks of Ising Machines: A Case Study on the Quadratic Knapsack Problem
by: Ohno, Kentaro, et al.
Published: (2024)

Experimental demonstration of magnetic tunnel junction-based computational random-access memory
by: Lv, Yang, et al.
Published: (2023)

Experimental Demonstration of an On-Chip CMOS-Integrated 3T-1MTJ Probabilistic Bit -- A P-Bit
by: Zhang, Xuejian, et al.
Published: (2026)

FeReX: A Reconfigurable Design of Multi-bit Ferroelectric Compute-in-Memory for Nearest Neighbor Search
by: Xu, Zhicheng, et al.
Published: (2024)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

Versatile CMOS Analog LIF Neuron for Memristor-Integrated Neuromorphic Circuits
by: Garg, Nikhil, et al.
Published: (2024)

3SAT on an All-to-All-Connected CMOS Ising Solver Chip
by: Cılasun, Hüsrev, et al.
Published: (2023)

Investigating impact of bit-flip errors in control electronics on quantum computation
by: Das, Subrata, et al.
Published: (2024)

Bayesian Optimization of Crossbar-Based Compute-In-Memory System Design for Efficient DNN Inference
by: Saha, Arnob, et al.
Published: (2026)

Requirements on bit resolution in optical Ising machine implementations
by: Sevenants, Toon, et al.
Published: (2024)

Investigation of in vitro neuronal activity processing using a CMOS-integrated ZrO2-based memristive crossbar
by: Koryazhkina, Maria N., et al.
Published: (2024)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)

Near-Field Localization with $1$-bit Quantized Hybrid A/D Reception
by: Gavras, Ioannis, et al.
Published: (2024)

TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration
by: Greatorex, Hugh, et al.
Published: (2024)

High Convergence Rates of CMOS Invertible Logic Circuits Based on Many-Body Hamiltonians
by: Onizawa, Naoya, et al.
Published: (2026)