Copertina

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Yu, Cunxi, Ren, Haoxing
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
di: He, Zhuolun, et al.
Pubblicazione: (2023)

BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
di: Li, Yingjie, et al.
Pubblicazione: (2024)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
di: Chang, Chen-Chia, et al.
Pubblicazione: (2024)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
di: Chen, Zhengrui, et al.
Pubblicazione: (2026)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
di: Wan, Lily Jiaxin, et al.
Pubblicazione: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
di: Ho, Chia-Tung, et al.
Pubblicazione: (2024)

Revisit Choice Network for Synthesis and Technology Mapping
di: Chen, Chen, et al.
Pubblicazione: (2025)

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
di: Chen, Guojin, et al.
Pubblicazione: (2024)

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
di: Deng, Chenhui, et al.
Pubblicazione: (2024)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
di: Liu, Mingju, et al.
Pubblicazione: (2024)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
di: Zhao, Yujie, et al.
Pubblicazione: (2025)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
di: Fang, Wenji, et al.
Pubblicazione: (2026)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
di: Kang, Minwoo, et al.
Pubblicazione: (2024)

e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving
di: Yin, Jiaqi, et al.
Pubblicazione: (2025)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
di: Jiang, Zesong, et al.
Pubblicazione: (2024)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
di: Bai, Yunsheng, et al.
Pubblicazione: (2025)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
di: Liu, Mingju, et al.
Pubblicazione: (2026)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
di: Oztas, Ali Emre, et al.
Pubblicazione: (2024)

Differentiable Combinatorial Scheduling at Scale
di: Liu, Mingju, et al.
Pubblicazione: (2024)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
di: Yu, Cunxi
Pubblicazione: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
di: Liu, Pengju, et al.
Pubblicazione: (2026)

Automated Multi-Agent Workflows for RTL Design
di: Bhattaram, Amulya, et al.
Pubblicazione: (2025)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
di: Wu, Bing-Yue, et al.
Pubblicazione: (2024)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
di: Chen, Hong Cai, et al.
Pubblicazione: (2024)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
di: Maji, Supriyo, et al.
Pubblicazione: (2025)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

Learning to Compare Hardware Designs for High-Level Synthesis
di: Bai, Yunsheng, et al.
Pubblicazione: (2024)

SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
di: Lee, Minjae, et al.
Pubblicazione: (2023)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
di: Shi, Zhengyuan, et al.
Pubblicazione: (2026)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
di: Ho, Chia-Tung, et al.
Pubblicazione: (2025)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
di: Shi, Zhengyuan, et al.
Pubblicazione: (2025)