VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Roy, Prithwish Basu, Wang, Zeng, Chuvashlov, Anatolii, Xiao, Weihua, Knechtel, Johann, Sinanoglu, Ozgur, Karri, Ramesh
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture Artificial Intelligence Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2604.15375