Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Chen, Mu-Chi, Huang, Po-Hsuan, Kao, Yu-Hung, Liu, Yen-Fu, Hung, Yu-Kai, Liang, Cheng, Ho, Shao-Chun, Tu, Chia-Heng, Hung, Shih-Hao
Format: Preprint
Published: 2026
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items