Imagen de Portada

RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Andreasyan, Nick, Struve, Mikhail, Popov, Alexey, Nikolaev, Maksim, Vashkelis, Vadim
Formato:	Preprint
Publicado:	2026
Materias:	Software Engineering Hardware Architecture Machine Learning C.3; D.2.4; J.7
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
por: Scheffler, Paul, et al.
Publicado: (2024)

Using LLM such as ChatGPT for Designing and Implementing a RISC Processor: Execution,Challenges and Limitations
por: Hossain, Shadeeb, et al.
Publicado: (2024)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
por: Armato, Antonino, et al.
Publicado: (2026)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)

Hardware-Accelerated Algorithm for Complex Function Roots Density Graph Plotting
por: Tang, Ruibai, et al.
Publicado: (2025)

Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator
por: Belda, María José, et al.
Publicado: (2024)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
por: Giorgi, Roberto, et al.
Publicado: (2025)

Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
por: Ribeiro, Marcelo, et al.
Publicado: (2025)

Wildcat: Educational RISC-V Microprocessors
por: Schoeberl, Martin
Publicado: (2025)

Hypervisor Extension for a RISC-V Processor
por: Gauchola, Jaume, et al.
Publicado: (2024)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
por: Bonet, Marc Solé i, et al.
Publicado: (2025)

Support Vector Machines Classification on Bendable RISC-V
por: Vergos, Polykarpos, et al.
Publicado: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
por: Jaros, Jiri, et al.
Publicado: (2024)

ARISE: Automating RISC-V Instruction Set Extension
por: Hager-Clukas, Andreas, et al.
Publicado: (2025)

Runtime Energy Monitoring for RISC-V Soft-Cores
por: Scionti, Alberto, et al.
Publicado: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
por: Djupdal, Asbjørn, et al.
Publicado: (2025)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
por: Ahmed, Sajjad, et al.
Publicado: (2026)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
por: Jacobs, Eino, et al.
Publicado: (2024)

Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
por: Ramsauer, Ralf, et al.
Publicado: (2022)

Decoupled Control Flow and Data Access in RISC-V GPGPUs
por: Sarda, Giuseppe M., et al.
Publicado: (2025)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
por: Shih, Yu-An, et al.
Publicado: (2025)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)

Using LLMs to Facilitate Formal Verification of RTL
por: Orenes-Vera, Marcelo, et al.
Publicado: (2023)

Offloading Data Center Tax
por: Revankar, Akshay, et al.
Publicado: (2025)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

Inexactness and Correction of Floating-Point Reciprocal, Division and Square Root
por: Dutton, Lucas M., et al.
Publicado: (2024)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
por: Zhou, Xiaofeng, et al.
Publicado: (2026)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

A Vertically Integrated Framework for Templatized Chip Design
por: Kim, Jeongeun, et al.
Publicado: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2024)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
por: Jünger, Lukas, et al.
Publicado: (2025)

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
por: Miao, Mingkai, et al.
Publicado: (2026)

Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I
por: Khattak, Faizan A, et al.
Publicado: (2025)

RISC-V processor enhanced with a dynamic micro-decoder unit
por: Pottier, Juliette, et al.
Publicado: (2024)