AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator

Documenti analoghi

• CIM-Tuner: Balancing the Compute and Storage Capacity of SRAM-CIM Accelerator via Hardware-mapping Co-exploration
  di: Chen, Jinwu, et al.
  Pubblicazione: (2026)
• Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
  di: Li, Cong, et al.
  Pubblicazione: (2026)
• CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
  di: Qi, Yingjie, et al.
  Pubblicazione: (2025)
• GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
  di: Chakraborty, Subhradip, et al.
  Pubblicazione: (2026)
• CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
  di: and, Yan-Cheng Guo, et al.
  Pubblicazione: (2025)