Copertina

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tan, Yan, Liu, Tong, Meng, Xiangchen, Lyu, Yangdi
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
di: Tan, Yan, et al.
Pubblicazione: (2026)

FedBit: Accelerating Privacy-Preserving Federated Learning via Bit-Interleaved Packing and Cross-Layer Co-Design
di: Meng, Xiangchen, et al.
Pubblicazione: (2025)

HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
di: Meng, Xiangchen, et al.
Pubblicazione: (2024)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
di: Fang, Zhigang, et al.
Pubblicazione: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
di: Yubeaton, Patrick, et al.
Pubblicazione: (2026)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
di: Abdollahi, Armin, et al.
Pubblicazione: (2026)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
di: Yang, Yiyao, et al.
Pubblicazione: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
di: Wei, Yangbo, et al.
Pubblicazione: (2025)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
di: Wang, Ning, et al.
Pubblicazione: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
di: Gao, Mingzhe, et al.
Pubblicazione: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
di: Datar, Mandar, et al.
Pubblicazione: (2024)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
di: Wang, Ning, et al.
Pubblicazione: (2024)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
di: Wang, Ning, et al.
Pubblicazione: (2025)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
di: Sheth, Arnav, et al.
Pubblicazione: (2025)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
di: Fang, Wenji, et al.
Pubblicazione: (2024)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog
di: Abdollahi, Armin, et al.
Pubblicazione: (2026)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
di: Zhao, Jiayu, et al.
Pubblicazione: (2025)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
di: Jiang, Zijun, et al.
Pubblicazione: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
di: Ibnat, Zahin, et al.
Pubblicazione: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
di: Jin, Pengwei, et al.
Pubblicazione: (2025)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
di: Yang, Guang, et al.
Pubblicazione: (2025)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
di: Calzada, Paul E., et al.
Pubblicazione: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
di: Zhang, Yang, et al.
Pubblicazione: (2025)

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
di: Tang, Jinwei, et al.
Pubblicazione: (2024)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
di: Wang, Zeng, et al.
Pubblicazione: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

Speculative Decoding for Verilog: Speed and Quality, All in One
di: Xu, Changran, et al.
Pubblicazione: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
di: Zhu, Yaoyu, et al.
Pubblicazione: (2025)

MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs
di: Abdelatty, Manar, et al.
Pubblicazione: (2024)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)