Copertina

AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Li, Chongxiao, Jin, Pengwei, Huang, Di, Sun, Guangrun, Han, Husheng, Mu, Jianan, Zheng, Xinyao, Zhu, Jiaguo, Xing, Shuyi, Wei, Hanjun, Ma, Tianyun, Cheng, Shuyao, Zhang, Rui, Wang, Ying, Du, Zidong, Guo, Qi, Hu, Xing
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Machine Learning Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
di: Jin, Pengwei, et al.
Pubblicazione: (2025)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
di: Li, Chongxiao, et al.
Pubblicazione: (2024)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
di: Shi, Shangyi, et al.
Pubblicazione: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
di: Cheng, Shuyao, et al.
Pubblicazione: (2025)

TensorTEE: Unifying Heterogeneous TEE Granularity for Efficient Secure Collaborative Tensor Computing
di: Han, Husheng, et al.
Pubblicazione: (2024)

HE^2: A Communication-Light Heterogeneous Architecture for Efficient Fully Homomorphic Encryption
di: Shi, Shangyi, et al.
Pubblicazione: (2026)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
di: Huang, Lei, et al.
Pubblicazione: (2025)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
di: Oliveira, Geraldo F., et al.
Pubblicazione: (2023)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
di: Zhang, Yang, et al.
Pubblicazione: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
di: Zhu, Yaoyu, et al.
Pubblicazione: (2025)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
di: Ping, Heng, et al.
Pubblicazione: (2026)

A PPA-Driven 3D-IC Partitioning Selection Framework with Surrogate Models
di: Wang, Shang, et al.
Pubblicazione: (2026)

Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
di: Liu, Pengju, et al.
Pubblicazione: (2026)

Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

Pecker: Bug Localization Framework for Sequential Designs via Causal Chain Reconstruction
di: Tang, Jiaping, et al.
Pubblicazione: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLM
di: Yu, Zhongkai, et al.
Pubblicazione: (2024)

A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-sided Signals
di: Lu, Haoran, et al.
Pubblicazione: (2025)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
di: Wu, Yutong, et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

Circuit Transformer: A Transformer That Preserves Logical Equivalence
di: Li, Xihan, et al.
Pubblicazione: (2024)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
di: Cheng, Feng, et al.
Pubblicazione: (2025)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
di: Gao, Mingzhe, et al.
Pubblicazione: (2024)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)

Extend IVerilog to Support Batch RTL Fault Simulation
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
di: Zhang, Qijun, et al.
Pubblicazione: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair
di: Qi, Haomin, et al.
Pubblicazione: (2025)

FsimNNs: An Open-Source Graph Neural Network Platform for SEU Simulation-based Fault Injection
di: Lu, Li, et al.
Pubblicazione: (2025)

RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule
di: Tang, Jiaping, et al.
Pubblicazione: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
di: Fang, Wenji, et al.
Pubblicazione: (2025)

RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
di: Zhong, Ruizhe, et al.
Pubblicazione: (2026)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

InF-ATPG: Intelligent FFR-Driven ATPG with Advanced Circuit Representation Guided Reinforcement Learning
di: Sun, Bin, et al.
Pubblicazione: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)